专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

51. 发明授权

US07286009B2 Digital PWM amplifier with simulation-based feedback 有权
公开(公告)号：US07286009B2
公开(公告)日：2007-10-23
申请号：US11324132
申请日：2005-12-30
申请人： Jack B. Andersen , Peter Craven , Michael A. Kost , Daniel L. W. Chieng , Larry E. Hand , Wilson E. Taylor
发明人： Jack B. Andersen , Peter Craven , Michael A. Kost , Daniel L. W. Chieng , Larry E. Hand , Wilson E. Taylor
IPC分类号： H03F3/68
CPC分类号： H03F3/217 , H03F1/32 , H03F2200/331
摘要： Systems and methods for performance improvements in digital switching amplifiers using simulation-based feedback. In one embodiment, a digital pulse width modulation (PWM) amplifier includes a signal processing plant configured to receive and process an input audio signal. The amplifier also includes a simulator configured to model processing of audio signals by the plant. The outputs of the plant and the simulator are provided to a subtractor, the output of which is then added to the input audio signal as feedback. The plant may consist of a modulator and power switch, a noise shaper, or any other type of plant. An analog-to-digital converter (ADC) may be provided to convert the output audio signal to a digital signal for input to the subtractor. Filtering may be implemented before or after the ADC, and a decimator may be placed after the ADC if it is an oversampling ADC.

52. 发明申请

US20070164885A1 Systems and methods for controlling transient response in the output of a noise shaper 有权
标题翻译：用于控制噪声整形器输出中的瞬态响应的系统和方法
公开(公告)号：US20070164885A1
公开(公告)日：2007-07-19
申请号：US11333709
申请日：2006-01-17
申请人： Jack Andersen
发明人： Jack Andersen
IPC分类号： H03M3/00
CPC分类号： H03M7/3011 , H03M7/3026
摘要： Systems and methods implemented in a multi-bit digital noise shaper for reducing or eliminating undesirable transient response when the noise shaper exits a clipping state. In one embodiment, the noise shaper includes a quantizer, a filter, and a filter control unit that detects clipping in the quantizer and dynamically adjusts the allowable range of the internal state values of the filter. In one embodiment, a clipping mechanism is provided for each state value within the filter to clip the state value if it exceeds a corresponding clipping level. The clipping level for each state value is lower when the quantizer is clipping, and higher when the quantizer is not clipping. The clipping level for each state value may be transitioned either immediately or gradually from a current level to a target level (which is lower when the quantizer is clipping, and higher when the quantizer is not clipping.)
摘要翻译：在多位数字噪声整形器中实现的系统和方法，用于在噪声整形器退出限幅状态时减少或消除不期望的瞬态响应。在一个实施例中，噪声整形器包括量化器，滤波器和滤波器控制单元，其检测量化器中的限幅并动态地调整滤波器的内部状态值的允许范围。在一个实施例中，为过滤器内的每个状态值提供限幅机构，以在状态值超过相应的限幅电平时剪切状态值。当量化器被削波时，每个状态值的限幅电平较低，而当量化器未被削波时，该限幅电平较高。每个状态值的削波电平可以立即或从当前电平逐渐转换到目标电平（当量化器被削波时其较低，而当量化器未被削波时更高）。

53. 发明授权

US07078963B1 Integrated PULSHI mode with shutdown 失效
标题翻译：集成PULSHI模式关机
公开(公告)号：US07078963B1
公开(公告)日：2006-07-18
申请号：US10805592
申请日：2004-03-19
申请人： Jack B. Andersen , Brian E. Attwood
发明人： Jack B. Andersen , Brian E. Attwood
IPC分类号： H03F3/38
CPC分类号： H03K7/08 , H03F3/217 , H03F3/2171 , H03F2200/331 , H03F2200/351 , H03F2200/537
摘要： Systems and methods for controlling amplification of a pair of pulse width modulated signals. In one embodiment, a system comprises an audio amplifier which is configured to receive a pulse code modulated (PCM) input signal, convert this signal to a pulse width modulated (PWM) signal in a controller, and amplify the PWM signal in an output stage. The controller separates the PWM signal into a high-side signal and a low-side signal. The controller incorporates digitally programmable delays into the processing paths for each of the high-side and low-side signals. The high-side and low-side signals are separately provided to the output stage. The separate high-side and low-side signals can be used to individually control (e.g., turn off) the high-side and low-side transistors. Circuitry is included to generate a short low-side pulse when both transistors are turned off in order to drain the gate charge from the high-side transistor.
摘要翻译：用于控制一对脉冲宽度调制信号的放大的系统和方法。在一个实施例中，系统包括音频放大器，其被配置为接收脉冲编码调制（PCM）输入信号，将该信号转换成控制器中的脉宽调制（PWM）信号，并在输出级放大PWM信号。控制器将PWM信号分离为高边信号和低边信号。控制器将数字可编程延迟器并入高侧和低侧信号中的每一个的处理路径。高侧和低侧信号分别提供给输出级。单独的高侧和低侧信号可以用于单独控制（例如，关闭）高侧和低侧晶体管。当两个晶体管截止以便从高侧晶体管漏极栅极电荷时，包括电路以产生短的低端脉冲。

54. 发明授权

US07061312B2 Systems and methods for providing multi channel pulse width modulated audio with staggered outputs 失效
标题翻译：用于提供具有交错输出的多通道脉宽调制音频的系统和方法
公开(公告)号：US07061312B2
公开(公告)日：2006-06-13
申请号：US10843851
申请日：2004-05-12
申请人： Jack B. Andersen , Wilson E. Taylor
发明人： Jack B. Andersen , Wilson E. Taylor
IPC分类号： H03F3/38
CPC分类号： H04L7/02 , H03F1/523 , H03F3/2171 , H03F3/2175 , H03F3/68 , H03F2200/331 , H03G7/007 , H04L7/005
摘要： Systems and methods for reducing the noise level in a multi-channel digital audio system by staggering the timing of the pulse-width modulation in the different channels and thereby reducing the magnitude and increasing the frequency characteristics of the generated switching noise. One embodiment comprises a multi-channel digital PWM amplifier in which the timing signals used by each channel's modulator are staggered to evenly space the switching edges of the generated PWM signals. An additional, complementary delay is implemented in each of the channels to equalize the total delay for each channel so that the outputs of the channels are synchronized. The different channels may be implemented on different chips, in which case the chips may be synchronized prior to staggering the signals processed in each of the channels.
摘要翻译：通过交错在不同通道中的脉冲宽度调制的定时从而降低产生的开关噪声的幅度和增加的频率特性来降低多通道数字音频系统中的噪声水平的系统和方法。一个实施例包括多通道数字PWM放大器，其中由每个通道的调制器使用的定时信号交错以均匀地间隔所产生的PWM信号的开关沿。在每个通道中实施额外的互补延迟，以均衡每个通道的总延迟，使得通道的输出同步。不同的信道可以在不同的芯片上实现，在这种情况下，芯片可以在交错在每个信道中处理的信号之前被同步。

55. 再颁专利

USRE44525E1 Systems and methods for over-current protection 有权
标题翻译：过流保护的系统和方法
公开(公告)号：USRE44525E1
公开(公告)日：2013-10-08
申请号：US13207232
申请日：2011-08-10
申请人： Daniel L. W. Chieng , Michael A. Kost , Jack B. Andersen , Larry E. Hand , Wilson E. Taylor
发明人： Daniel L. W. Chieng , Michael A. Kost , Jack B. Andersen , Larry E. Hand , Wilson E. Taylor
IPC分类号： H03F3/38
CPC分类号： H03F1/52 , H03F3/2173
摘要： Systems and methods for over-current protection in all-digital amplifiers using low-cost current sensing mechanisms. An over-current hard clipping unit receives a digital audio signal, clips the signal according to a clip level, and provides the signal to a modulator. The modulator modulates the signal to produce, e.g., a PWM signal and provides the modulated signal to an output stage which generates an output current to drive a speaker. An over-current sensing unit is compares the output current to a threshold value and generates a binary signal indicating whether the output current exceeds the threshold value. The hard clipping unit receives the binary signal and ramps down the clip level during time periods in which the binary signal indicates that the output current exceeds the threshold. When the binary signal indicates that the output current does not exceed the threshold value, the hard clipping unit ramps up the clip level.
摘要翻译：使用低成本电流检测机制的全数字放大器中的过电流保护系统和方法。过流硬切割单元接收数字音频信号，根据剪辑电平剪辑信号，并将信号提供给调制器。调制器调制信号以产生例如PWM信号，并将调制信号提供给产生输出电流以驱动扬声器的输出级。过流感测单元将输出电流与阈值进行比较，并产生指示输出电流是否超过阈值的二进制信号。在二进制信号指示输出电流超过阈值的时间段期间，硬削波单元接收二进制信号并向下斜降电平。当二进制信号指示输出电流不超过阈值时，硬限幅单元上升剪辑电平。

56. 发明授权

US08214543B2 Systems and methods for controlling HDA system capabilities 有权
标题翻译：用于控制HDA系统功能的系统和方法
公开(公告)号：US08214543B2
公开(公告)日：2012-07-03
申请号：US13218305
申请日：2011-08-25
申请人： Wilson E. Taylor , Douglas D. Gephardt , Larry E. Hand , Richard V. Spina
发明人： Wilson E. Taylor , Douglas D. Gephardt , Larry E. Hand , Richard V. Spina
IPC分类号： G06F3/00
CPC分类号： G06F3/162 , G06F21/84
摘要： Systems and methods for controlling the capabilities of an High Definition Audio (HDA) system, wherein the system determines whether an optional component such as a plug-in card is connected to the system and then configures itself in a baseline configuration if the optional component is not connected or configures itself in a different, alternative configuration if the optional component is connected. In one embodiment, a codec of the system includes a programmable processor configured to read configuration authorization information and also read configuration information from the optional component if it is connected to the system. The processor also controls the configuration of the HDA system and the operation of the codec based on the authorization and configuration information. The system can thereby provide different features and functionality using the same hardware.
摘要翻译：用于控制高清晰度音频（HDA）系统的能力的系统和方法，其中系统确定诸如插件卡的可选组件是否连接到系统，然后如果可选组件是如果可选组件连接，则不连接或将其自身配置为不同的替代配置。在一个实施例中，系统的编解码器包括可编程处理器，其被配置为读取配置授权信息，并且如果连接到系统则从可选组件读取配置信息。处理器还根据授权和配置信息控制HDA系统的配置和编解码器的操作。因此，该系统可以使用相同的硬件来提供不同的特征和功能。

57. 再颁专利

USRE43489E1 Systems and methods for implementing a sample rate converter using hardware and software to maximize speed and flexibility 有权
标题翻译：使用硬件和软件实现采样率转换器的系统和方法，以最大限度地提高速度和灵活性
公开(公告)号：USRE43489E1
公开(公告)日：2012-06-26
申请号：US12359021
申请日：2009-01-23
申请人： Jack B. Andersen , Larry E. Hand , Daniel L. W. Chieng , Joel W. Page , Wilson E. Taylor , Tonya Andersen
发明人： Jack B. Andersen , Larry E. Hand , Daniel L. W. Chieng , Joel W. Page , Wilson E. Taylor , Tonya Andersen
IPC分类号： H03M7/00
CPC分类号： H03H17/0621 , H03H2218/06
摘要： Systems and methods for converting a digital input data stream from a first sample rate to a second, fixed sample rate using a combination of hardware and software components. In one embodiment, a system includes a rate estimator configured to estimate the sample rate of an input data stream, a phase selection unit configured to select a phase for interpolation of a set of polyphase filter coefficients based on the estimated sample rate, a coefficient interpolator configured to interpolate the filter coefficients based on the selected phase, and a convolution unit configured to convolve the interpolated filter coefficients with samples of the input data stream to produce samples of a re-sampled output data stream. One or more hardware or software components are shared between multiple channels that can process data streams having independently variable sample rates.
摘要翻译：用于使用硬件和软件组件的组合将数字输入数据流从第一采样率转换为第二固定采样率的系统和方法。在一个实施例中，系统包括：速率估计器，被配置为估计输入数据流的采样率;相位选择单元，被配置为基于所估计的采样率来选择用于内插多相滤波器系数的相位;系数内插器被配置为基于所选择的相位内插所述滤波器系数;以及卷积单元，其被配置为将所述内插滤波器系数与所述输入数据流的采样进行卷积，以产生重新采样的输出数据流的采样。一个或多个硬件或软件组件在可以处理具有独立可变采样率的数据流的多个通道之间共享。

58. 发明授权

US07898336B2 Ground skimming output stage 失效
标题翻译：地面拣选输出阶段
公开(公告)号：US07898336B2
公开(公告)日：2011-03-01
申请号：US12325448
申请日：2008-12-01
申请人： Robert David Zucker , Barry Harvey
发明人： Robert David Zucker , Barry Harvey
IPC分类号： H03F3/04
CPC分类号： H03F3/347 , H03F1/42 , H03F3/3432 , H03F3/50 , H03F3/505 , H03F2200/36
摘要： Ground skimming output stages that are designed to drive wideband signals with the ability to provide a high quality output signal all the way to the low supply rail are provided. In accordance with an embodiment of the present invention, the output stage of the present invention includes a translinear current controller, an output transistor and a current mirror. While not limited thereto, embodiments of the present invention only require a single positive power supply, consistent with the recent trend toward integrated circuits that only require a single low voltage power supply.
摘要翻译：提供了设计用于驱动宽带信号的地面分选输出级，能够向低电源轨提供高质量的输出信号。根据本发明的实施例，本发明的输出级包括一个跨线电流控制器，一个输出晶体管和一个电流镜。尽管不限于此，本发明的实施例仅需要单个正电源，这与最近仅需要单个低电压电源的集成电路的趋势一致。

59. 发明授权

US07791427B2 Systems and methods to minimize startup transients in class D amplifiers 有权
标题翻译：减少D类放大器启动瞬变的系统和方法
公开(公告)号：US07791427B2
公开(公告)日：2010-09-07
申请号：US11847449
申请日：2007-08-30
申请人： Michael A. Kost
发明人： Michael A. Kost
IPC分类号： H03K7/08
CPC分类号： H03K7/08 , H03F1/305 , H03F3/2171 , H03K5/1515
摘要： Systems and methods for minimizing startup transients in digital audio controllers that may result in audible artifacts in the output of an audio amplification system. One embodiment comprises a digital PWM amplifier that includes a mechanism for controlling the amount of dead time in the audio output signal. When the amplifier starts up, the PWM signals provided to the output stage are simultaneously deasserted (i.e., there is dead time) for most of each switch period. The amount of dead time is gradually reduced over a series of switch periods until a nominal operating amount of dead time in each switch period is reached. Thus, the PWM signals are slowly ramped up from having a very large percentage of dead time (e.g., nearly 100%) to having a very small percentage of dead time (e.g., 1-2% to prevent shoot-through.)
摘要翻译：用于最小化数字音频控制器中的启动瞬变的系统和方法，其可能导致音频放大系统的输出中的可听见的伪影。一个实施例包括数字PWM放大器，其包括用于控制音频输出信号中的死区时间量的机构。当放大器启动时，提供给输出级的PWM信号在每个开关周期的大部分时间同时被断言（即，存在死区时间）。在一系列开关周期内死区时间逐渐减少，直到达到每个开关周期内的死区时间的标称操作量。因此，PWM信号从死区时间的很大百分比（例如近100％）缓慢上升到具有非常小百分比的死区时间（例如，1-2％以防止直通）。

60. 发明授权

US07518444B2 PWM feedback/feed-forward protection 有权
标题翻译： PWM反馈/前馈保护
公开(公告)号：US07518444B2
公开(公告)日：2009-04-14
申请号：US11672191
申请日：2007-02-07
申请人： Jack B. Andersen , Peter G. Craven , Daniel L. W. Chieng , Michael A. Kost
发明人： Jack B. Andersen , Peter G. Craven , Daniel L. W. Chieng , Michael A. Kost
IPC分类号： H03F3/38
CPC分类号： H03F3/2171 , H03F1/32 , H03F1/52 , H03F1/523 , H03F3/2175 , H03F2200/03 , H03F2200/153 , H03F2200/351
摘要： Systems and methods for improving the stability of feedback and/or feed-forward subsystems in digital amplifiers. One embodiment comprises a digital pulse width modulation (PWM) controller. The controller includes an input for receiving a digital audio input signal and is configured to generate a PWM output signal based on the input signal at an output. The controller also has control inputs for receiving external audio correction signals such as feedback and power supply feed-forward signals. The controller has correction circuitry for processing the received external control signals and modifying the input signal based on these signals. Fault detectors monitor fault conditions at various locations within the correction circuitry, and a protection control unit receives fault signals from the fault detectors and modifies operation of the controller in response to the fault signals.
摘要翻译：用于提高数字放大器中反馈和/或前馈子系统稳定性的系统和方法。一个实施例包括数字脉宽调制（PWM）控制器。控制器包括用于接收数字音频输入信号的输入端，并且被配置为基于输出端的输入信号产生PWM输出信号。控制器还具有用于接收外部音频校正信号（如反馈和电源前馈信号）的控制输入。该控制器具有校正电路，用于处理所接收的外部控制信号，并根据这些信号修改输入信号。故障检测器监视校正电路内的各个位置的故障状况，保护控制单元从故障检测器接收故障信号，并根据故障信号修改控制器的操作。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式