会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 51. 发明授权
    • Method for operating system support for memory compression
    • 操作系统支持内存压缩的方法
    • US06681305B1
    • 2004-01-20
    • US09584033
    • 2000-05-30
    • Hubertus FrankeBulent AbaliLorraine M. HergerDan E. PoffRobert A. Saccone, Jr.T. Basil Smith
    • Hubertus FrankeBulent AbaliLorraine M. HergerDan E. PoffRobert A. Saccone, Jr.T. Basil Smith
    • G06F1200
    • G06F12/08G06F12/023G06F12/121G06F2212/401
    • In a system with hardware main memory compression, the method of this invention monitors the physical memory utilization and if physical memory is near exhaustion it forces memory to be paged out, thus freeing up real memory pages. These pages are then zeroed, thus they are highly compressible and therefore reduce the physical memory utilization. Pages that have been forced out due to high physical memory utilization are not made available for allocation. In systems where operating system changes are permitted, this invention dynamically controls the minimum size of the free page pool and zeros pages upon freeing. When the physical memory utilization falls below a critical threshold the mechanism reduces the minimum size of the free pool to allow further allocation. In systems where operating system changes are not possible, pages are allocated by a module (e.g. Device driver) and then zeroed. When the physical memory utilization falls below a critical threshold this method frees some of the explicitly set aside pages.
    • 在具有硬件主存储器压缩的系统中,本发明的方法监视物理存储器利用率,并且如果物理存储器接近耗尽,则迫使存储器被分页出来,从而释放真实存储器页面。 这些页面然后归零,因此它们是高度可压缩的,因此减少物理内存利用率。 由于物理内存利用率高而被强制退出的页面不可用于分配。 在允许操作系统更改的系统中,本发明在释放时动态地控制自由页面池和零页面的最小尺寸。 当物理内存利用率低于临界阈值时,机制会降低可用池的最小大小以允许进一步分配。 在不可能进行操作系统更改的系统中,页面由模块(例如,设备驱动程序)分配,然后归零。 当物理内存利用率低于临界阈值时,此方法会释放某些明确设置的页面。
    • 52. 发明授权
    • Apparatus and method for partitioned memory protection in cache coherent symmetric multiprocessor systems
    • 高速缓存一致对称多处理器系统中分区存储器保护的装置和方法
    • US06449699B2
    • 2002-09-10
    • US09277934
    • 1999-03-29
    • Hubertus FrankeDouglas J. Joseph
    • Hubertus FrankeDouglas J. Joseph
    • G06F1200
    • G06F12/0806G06F12/0831G06F12/1458
    • The present invention provides fault contained memory partitioning in a cache coherent, symmetric shared memory multiprocessor system while enabling fault contained cache coherence domains as well as cache coherent inter partition memory regions. The entire system may be executed as a single coherence domain regardless of partitioning, and the general memory access and cache coherency traffic are distinguished. All memory access is intercepted and processed by the memory controller. Before data is read from or written to memory, the address is verified and the executed operation is aborted if the address is outside the memory regions assigned to the processor in use. Inter cache requests are allowed to pass, though concurrently the accessed memory address is verified in the same manner as the memory requests. During the corresponding inter cache response, a failed validity check for the request results in the stopping of the requesting processor and the repair of the potentially corrupted memory hierarchy of the responding processor.
    • 本发明提供了在高速缓存相干对称共享存储器多处理器系统中包含存储器分区的故障,同时使故障包含高速缓存一致性域以及高速缓存一致的区间存储区。 整个系统可以作为单个相干域执行,而不管分区,并且区分一般存储器访问和高速缓存一致性流量。 所有存储器访问被存储器控制器拦截和处理。 在数据从存储器读取或写入存储器之前,如果地址在分配给使用的处理器的存储器区域之外,则验证地址并执行操作。 内部缓存请求被允许通过,尽管同时访问的存储器地址以与存储器请求相同的方式被验证。 在相应的帧间缓存响应期间,请求失败的有效性检查导致请求处理器的停止和对响应处理器的潜在损坏的存储器层次结构的修复。
    • 53. 发明授权
    • Optimistic, eager rendezvous transmission system and combined rendezvous
system for message processing, and related data structures
    • 乐观,快速的会合传输系统和消息处理的组合会合系统及相关数据结构
    • US06035335A
    • 2000-03-07
    • US917571
    • 1997-08-26
    • Hubertus FrankeRama K. GovindarajuPratap C. PattnaikMandayam T. RaghunathRobert M. Straub
    • Hubertus FrankeRama K. GovindarajuPratap C. PattnaikMandayam T. RaghunathRobert M. Straub
    • G06F13/00
    • G06F13/36
    • A method, system, and associated program code and data structures are provided for a message processing system in which messages are transmitted from source nodes to destination nodes. An "eager" rendezvous transmission mode is disclosed in which early arrival buffering is provided at message destination nodes for a predetermined amount of data for each of a predetermined number of incoming messages. Relying on the presence of the early arrival buffering at a message destination node, a message source node can send a corresponding amount of message data to the destination node along with control information in an initial transmission. Any remaining message data is sent only upon receipt by the source node of an acknowledgement from the destination node indicating that the destination node is prepared to receive any remaining data. In an enhanced embodiment, the source node alternates between rendezvous transmission modes as a function of the amount of free space in the early arrival buffering at the destination node, as indicated by the number of outstanding initial transmissions for which acknowledgements have not yet been received. Different transmission modes for different destination nodes can be employed at a source node, depending on the amount of early arrival buffering currently available in each respective destination node.
    • 提供了一种消息处理系统的方法,系统和相关联的程序代码和数据结构,其中消息从源节点传送到目的地节点。 公开了一种“急切的”会合传输模式,其中针对预定数量的进入消息中的每一个为预定量的数据在消息目的地节点处提供早到达缓冲。 依赖于在消息目的地节点处的早期到达缓冲的存在,消息源节点可以在初始传输中与控制信息一起向目的地节点发送相应量的消息数据。 任何剩余的消息数据仅在源节点收到来自目的地节点的确认时发送,指示目的地节点准备接收任何剩余数据。 在增强实施例中,源节点在集合传输模式之间交替,作为在目的地节点处的早到达缓冲中的可用空间量的函数,如尚未被接收到确认的未完成初始传输的数量所指示的。 根据当前在每个相应目的地节点中可用的早到达缓冲的数量,可以在源节点采用用于不同目的地节点的不同传输模式。
    • 56. 发明授权
    • Storing multi-stream non-linear access patterns in a flash based file-system
    • 在基于闪存的文件系统中存储多流非线性访问模式
    • US09164676B2
    • 2015-10-20
    • US13308195
    • 2011-11-30
    • David Jones CraftHubertus FrankeGokul Bhargava Kandiraju
    • David Jones CraftHubertus FrankeGokul Bhargava Kandiraju
    • G06F12/00G06F3/06G06F12/02
    • G06F3/061G06F3/0659G06F3/0679G06F12/0246G06F2212/7201
    • Accesses to logical pages of memory are monitored. Each logical page corresponds to a logical memory address and the accesses defining an access pattern. The logical memory addresses are logged in ordered pairs of consecutive logical pages in the access pattern. Upon receipt of a request to write data to a given logical page, a given ordered pair of consecutive logical pages containing the logical memory address of the given logical page as a first logical memory address in the ordered pair of logical memory addresses associated with that consecutive pair is obtained. A first physical memory address mapping to the first logical memory address is identified, and a second logical memory address from that identified consecutive pair. A second physical memory address mapping to the second logical memory address is identified, and the data and the second physical memory address are written to the first physical memory address.
    • 监视访问内存的逻辑页面。 每个逻辑页面对应于逻辑存储器地址,并且定义访问模式的访问。 逻辑内存地址以访问模式中的连续逻辑页的有序对记录。 在接收到向给定逻辑页面写入数据的请求时,包含给定逻辑页面的逻辑存储器地址的给定有序对的连续逻辑页面作为与该连续的相关联的逻辑存储器地址的有序对中的第一逻辑存储器地址 对。 识别到第一逻辑存储器地址的第一物理存储器地址,以及来自所识别的连续对的第二逻辑存储器地址。 识别映射到第二逻辑存储器地址的第二物理存储器地址,并将数据和第二物理存储器地址写入第一物理存储器地址。