专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

51. 发明授权

US08732537B2 Method and system for symbol error rate estimation and sector quality measurement 有权
标题翻译：符号误差率估计和扇区质量测量的方法和系统
公开(公告)号：US08732537B2
公开(公告)日：2014-05-20
申请号：US13567740
申请日：2012-08-06
申请人： Fan Zhang , Wu Chang , Ming Jin , Shaohua Yang
发明人： Fan Zhang , Wu Chang , Ming Jin , Shaohua Yang
IPC分类号： G06F11/00
CPC分类号： H03M13/114
摘要： A probabilistic approach of symbol error estimation is disclosed. The probabilistic approach of symbol error estimation reflects the number of symbol errors more precisely than the number of unsatisfied checks. The more precise quality metric calculated in accordance with the present disclosure allows a codec system to achieve a better overall performance. In addition, many other features that previously depend on the number of unsatisfied checks as the sector quality metric may also benefit by adopting the more precise quality metric.
摘要翻译：公开了符号误差估计的概率方法。符号误差估计的概率方法比不满意检查的数量更精确地反映符号错误的数量。根据本公开计算的更精确的质量度量允许编解码器系统实现更好的整体性能。此外，以前取决于不满足检查数量的许多其他功能作为扇区质量度量也可能通过采用更精确的质量度量而受益。

52. 发明申请

US20140040682A1 METHOD AND SYSTEM FOR SYMBOL ERROR RATE ESTIMATION AND SECTOR QUALITY MEASUREMENT 有权
标题翻译：符号误差估计和部门质量测量的方法和系统
公开(公告)号：US20140040682A1
公开(公告)日：2014-02-06
申请号：US13567740
申请日：2012-08-06
申请人： Fan Zhang , Wu Chang , Ming Jin , Shaohua Yang
发明人： Fan Zhang , Wu Chang , Ming Jin , Shaohua Yang
IPC分类号： G06F11/00
CPC分类号： H03M13/114
摘要： A probabilistic approach of symbol error estimation is disclosed. The probabilistic approach of symbol error estimation reflects the number of symbol errors more precisely than the number of unsatisfied checks. The more precise quality metric calculated in accordance with the present disclosure allows a codec system to achieve a better overall performance. In addition, many other features that previously depend on the number of unsatisfied checks as the sector quality metric may also benefit by adopting the more precise quality metric.
摘要翻译：公开了符号误差估计的概率方法。符号误差估计的概率方法比不满意检查的数量更精确地反映符号错误的数量。根据本公开计算的更精确的质量度量允许编解码器系统实现更好的整体性能。此外，以前取决于不满足检查数量的许多其他功能作为扇区质量度量也可能通过采用更精确的质量度量而受益。

53. 发明申请

US20140032999A1 Systems and Methods for Information Divergence Based Data Processing 有权
标题翻译：基于信息发散的数据处理系统与方法
公开(公告)号：US20140032999A1
公开(公告)日：2014-01-30
申请号：US13558245
申请日：2012-07-25
申请人： Fan Zhang , Shaohua Yang
发明人： Fan Zhang , Shaohua Yang
IPC分类号： G06F11/07
CPC分类号： G11B20/10268
摘要： The present inventions are related to systems and methods for information divergence based data processing.
摘要翻译：本发明涉及基于信息散度的数据处理的系统和方法。

54. 发明申请

US20130339827A1 Adaptive Calibration of Noise Predictive Finite Impulse Response Filter 有权
标题翻译：噪声预测有限脉冲响应滤波器的自适应校准
公开(公告)号：US20130339827A1
公开(公告)日：2013-12-19
申请号：US13525182
申请日：2012-06-15
申请人： Yang Han , Shaohua Yang , Fan Zhang , Zongwang Li , Changyou Xu
发明人： Yang Han , Shaohua Yang , Fan Zhang , Zongwang Li , Changyou Xu
IPC分类号： G06F11/07
CPC分类号： G11B20/10046 , H03M13/1111 , H03M13/2957 , H03M13/6325 , H03M13/6343 , H04L25/03171 , H04L25/03318 , H04L25/067
摘要： Various embodiments of the present inventions are related to adaptive calibration of NPFIR filters in a data detector. For example, an apparatus for calibrating a noise predictive filter is disclosed, including a data detector operable to generate detected values for data sectors and having an embedded noise predictive finite impulse response filter. The apparatus also includes a comparator operable to determine whether a quality metric for a current one of the data sectors meets a noise threshold. The apparatus also includes a filter calibration circuit operable to adapt a number of filter coefficients for the noise predictive finite impulse response filter based on the detected values for the data sectors, and to omit the detected values for the current one of the data sectors from adaptation for one of the filter coefficients if the quality metric for the current one of the data sectors does not meet the noise threshold.
摘要翻译：本发明的各种实施例涉及数据检测器中的NPFIR滤波器的自适应校准。例如，公开了一种用于校准噪声预测滤波器的装置，包括可操作以产生数据扇区的检测值并具有嵌入式噪声预测有限脉冲响应滤波器的数据检测器。该装置还包括比较器，可操作以确定当前数据扇区的质量度量是否符合噪声阈值。该装置还包括滤波器校准电路，其可操作以基于用于数据扇区的检测值来适应用于噪声预测有限脉冲响应滤波器的多个滤波器系数，并且从适配中省去当前数据扇区的检测值对于当前一个数据扇区的质量度量不满足噪声阈值的滤波器系数之一。

55. 发明授权

US08611033B2 Systems and methods for selective decoder input data processing 有权
标题翻译：选择性解码器输入数据处理的系统和方法
公开(公告)号：US08611033B2
公开(公告)日：2013-12-17
申请号：US13088146
申请日：2011-04-15
申请人： Zongwang Li , Fan Zhang , Wu Chang , Shaohua Yang
发明人： Zongwang Li , Fan Zhang , Wu Chang , Shaohua Yang
IPC分类号： G11B5/09 , H03M13/00
CPC分类号： G11B20/1833 , G11B20/10046 , G11B20/10296 , G11B2020/185 , G11B2220/2516 , H03M13/1111 , H03M13/1128 , H03M13/6343
摘要： Various embodiments of the present invention provide systems and methods for data processing. As an example, a data processing circuit is disclosed that includes: a data detector circuit, a data decoder circuit, and a multi-path circuit. The data detector circuit is operable to apply a data detection algorithm to a data input and a decoder output to yield a detected output. The data decoder circuit is operable to apply a decoding algorithm to a decoder input to yield the decoder output and a status input. The multi-path circuit is operable to provide the decoder input based at least in part on the detected output and the status input.
摘要翻译：本发明的各种实施例提供了用于数据处理的系统和方法。作为示例，公开了一种数据处理电路，其包括：数据检测器电路，数据解码器电路和多路径电路。数据检测器电路可操作以将数据检测算法应用于数据输入和解码器输出以产生检测的输出。数据解码器电路可操作以将解码算法应用于解码器输入以产生解码器输出和状态输入。多路径电路可操作以至少部分地基于检测到的输出和状态输入来提供解码器输入。

56. 发明申请

US20130290806A1 Systems and Methods for Data Decoder State Preservation During Extended Delay Processing 有权
标题翻译：扩展延迟处理期间数据解码器状态保存的系统和方法
公开(公告)号：US20130290806A1
公开(公告)日：2013-10-31
申请号：US13459282
申请日：2012-04-30
申请人： Fan Zhang , Yang Han , Wu Chang , Shaohua Yang
发明人： Fan Zhang , Yang Han , Wu Chang , Shaohua Yang
IPC分类号： G06F11/07 , G06F11/10 , H03M13/05
CPC分类号： H03M13/1142 , G11B20/1833 , G11B2020/185 , H03M13/1111 , H03M13/2957 , H03M13/3994 , H03M13/6343 , H03M13/658
摘要： The present invention is related to systems and methods for maintaining additional processing information during extended delay processing.
摘要翻译：本发明涉及用于在扩展延迟处理期间维持附加处理信息的系统和方法。

57. 发明授权

US08527858B2 Systems and methods for selective decode algorithm modification 有权
标题翻译：用于选择性解码算法修改的系统和方法
公开(公告)号：US08527858B2
公开(公告)日：2013-09-03
申请号：US13284767
申请日：2011-10-28
申请人： Fan Zhang , Weijun Tan , Zongwang Li , Shaohua Yang
发明人： Fan Zhang , Weijun Tan , Zongwang Li , Shaohua Yang
IPC分类号： G06F11/10 , H03M13/00
CPC分类号： H03M13/1111 , G11B20/1833 , H03M13/2957 , H03M13/3715 , H03M13/6343
摘要： Various embodiments of the present invention provide systems and methods for data processing. For example, a data processing system is disclosed that includes a combination data decoder circuit. The combination data decoder circuit includes a first decoder circuit and a second decoder circuit. The first decoder circuit is operable to apply a first data decode algorithm to a decoder input to yield a decoded output. The second decoder circuit is operable to apply a second data decode algorithm to a subset of the decoded output to modify at least one element of the decoded output to yield a modified decoded output.
摘要翻译：本发明的各种实施例提供了用于数据处理的系统和方法。例如，公开了包括组合数据解码器电路的数据处理系统。组合数据解码器电路包括第一解码器电路和第二解码器电路。第一解码器电路可操作以将第一数据解码算法应用于解码器输入以产生解码输出。第二解码器电路可操作以将第二数据解码算法应用于解码输出的子集，以修改解码输出的至少一个元素以产生经修改的解码输出。

58. 发明申请

US20130111309A1 Systems and Methods for Selective Decode Algorithm Modification 有权
标题翻译：选择性解码算法修改的系统与方法
公开(公告)号：US20130111309A1
公开(公告)日：2013-05-02
申请号：US13284767
申请日：2011-10-28
申请人： Fan Zhang , Weijun Tan , Zongwang Li , Shaohua Yang
发明人： Fan Zhang , Weijun Tan , Zongwang Li , Shaohua Yang
IPC分类号： H03M13/09 , G06F11/10
CPC分类号： H03M13/1111 , G11B20/1833 , H03M13/2957 , H03M13/3715 , H03M13/6343
摘要： Various embodiments of the present invention provide systems and methods for data processing. For example, a data processing system is disclosed that includes a combination data decoder circuit. The combination data decoder circuit includes a first decoder circuit and a second decoder circuit. The first decoder circuit is operable to apply a first data decode algorithm to a decoder input to yield a decoded output. The second decoder circuit is operable to apply a second data decode algorithm to a subset of the decoded output to modify at least one element of the decoded output to yield a modified decoded output.
摘要翻译：本发明的各种实施例提供了用于数据处理的系统和方法。例如，公开了包括组合数据解码器电路的数据处理系统。组合数据解码器电路包括第一解码器电路和第二解码器电路。第一解码器电路可操作以将第一数据解码算法应用于解码器输入以产生解码输出。第二解码器电路可操作以将第二数据解码算法应用于解码输出的子集，以修改解码输出的至少一个元素以产生经修改的解码输出。

59. 发明申请

US20130111297A1 Systems and Methods for Symbol Selective Scaling in a Data Processing Circuit 审中-公开
标题翻译：数据处理电路中符号选择性缩放的系统和方法
公开(公告)号：US20130111297A1
公开(公告)日：2013-05-02
申请号：US13284826
申请日：2011-10-28
申请人： Weijun Tan , Kelly Fitzpatrick , Shaohua Yang , Fan Zhang
发明人： Weijun Tan , Kelly Fitzpatrick , Shaohua Yang , Fan Zhang
IPC分类号： H03M13/09
CPC分类号： H03M13/1128 , H03M13/1171 , H03M13/3723 , H03M13/3746 , H03M13/3753 , H03M13/41 , H03M13/6331 , H03M13/6337 , H03M13/658
摘要： Various embodiments of the present invention provide systems and methods for data processing. As an example, a data processing system is discussed that includes: a data detector circuit, a symbol selective scaling circuit, and a data decoder circuit. The data detector circuit is operable to apply a data detection algorithm to a data input guided by a first data set derived from a decoded output to yield a detected output. The symbol selective scaling circuit is operable to selectively scale one or more symbols of a second data set derived from the detected output to yield a scaled data set. The data decoder circuit operable to apply a data decode algorithm to a third data set derived from the scaled data set to yield the decoded output.
摘要翻译：本发明的各种实施例提供了用于数据处理的系统和方法。作为示例，讨论了包括数据检测器电路，符号选择缩放电路和数据解码器电路的数据处理系统。数据检测器电路可操作以将数据检测算法应用于由从解码输出导出的第一数据集引导的数据输入，以产生检测到的输出。符号选择性缩放电路可操作以选择性地缩放从检测到的输出导出的第二数据集的一个或多个符号，以产生缩放的数据集。数据解码器电路可操作以将数据解码算法应用于从缩放数据集导出的第三数据集，以产生解码输出。

60. 发明申请

US20130063835A1 Systems and Methods for Generating Predictable Degradation Bias 有权
标题翻译：用于产生可预测的降解偏差的系统和方法
公开(公告)号：US20130063835A1
公开(公告)日：2013-03-14
申请号：US13227544
申请日：2011-09-08
申请人： Shaohua Yang , Weijun Tan , Zongwang Li , Fan Zhang , Yang Han
发明人： Shaohua Yang , Weijun Tan , Zongwang Li , Fan Zhang , Yang Han
IPC分类号： G11B5/03 , G11C5/14 , G11B5/035
CPC分类号： G11B20/10379 , G11B5/09 , G11B19/048 , G11B20/10268 , G11B20/10296 , G11B2220/2516 , H03M13/2957 , H03M13/6331 , H03M13/6343
摘要： Various embodiments of the present invention provide systems and methods for data processing. As an example, a data processing circuit is disclosed that includes a data detector circuit and a bias calculation circuit. The data detector circuit is operable to apply a data detection algorithm to a first data set to yield a first series of soft decision data, and to apply the data detection algorithm to a second data set to yield a second series of soft decision data. The bias calculation circuit operable to calculate a series of bias values based at least in part on the first series of soft decision data and the second series of soft decision data. The series of bias values correspond to a conversion between the first series of soft decision data and the second series of soft decision data.
摘要翻译：本发明的各种实施例提供了用于数据处理的系统和方法。作为示例，公开了包括数据检测器电路和偏置计算电路的数据处理电路。数据检测器电路可操作以将数据检测算法应用于第一数据集以产生第一系列软判决数据，并将数据检测算法应用于第二数据集以产生第二系列软判决数据。偏置计算电路可操作以至少部分地基于第一系列软判决数据和第二系列软判决数据来计算一系列偏置值。一系列偏差值对应于第一系列软判决数据与第二系列软判决数据之间的转换。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式