专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

51. 发明申请

WO2014015032A3 TOUCHSCREEN DATA PROCESSING 审中-公开
标题翻译：触摸屏数据处理
公开(公告)号：WO2014015032A3
公开(公告)日：2014-03-27
申请号：PCT/US2013050878
申请日：2013-07-17
申请人： CYPRESS SEMICONDUCTOR CORP , VAN DE WAERDT JAN-WILLEM , KARPIN OLEKSANDR , KOLYCH IGOR , MUSIJCHUK IHOR , MAHARYTA ANDRIY , KREMIN VICTOR
发明人： VAN DE WAERDT JAN-WILLEM , KARPIN OLEKSANDR , KOLYCH IGOR , MUSIJCHUK IHOR , MAHARYTA ANDRIY , KREMIN VICTOR
IPC分类号： G06F3/041 , G06F3/046
CPC分类号： G06F3/044 , G06F3/0414 , G06F3/0416
摘要： Capacitive touch sensors and touchscreen data processing methods are provided. In one embodiment, the method includes sequentially integrating and converting charge from each of a plurality of sensing capacitors in an array to digital data, the digital data including sample values corresponding to a measured capacitance for each of the plurality of sensing capacitors. Noise is then separated from useful information by filtering the sample values on a sample-by-sample basis. Finally, the filtered sample values are summed and a position of at least one contact on the array determined using the filtered capacitance values. Other embodiments are also provided.
摘要翻译：提供电容式触摸传感器和触摸屏数据处理方法。在一个实施例中，该方法包括顺序地将来自阵列中的多个感测电容器中的每一个的电荷积分并转换成数字数据，该数字数据包括与多个感测电容器中的每一个的测量电容相对应的采样值。然后通过逐个样本地过滤样本值，将噪音从有用信息中分离出来。最后，将滤波后的采样值相加，并使用滤波后的电容值确定阵列上至少一个触点的位置。还提供了其他实施例。

52. 发明申请

WO2014008160A3 SONOS ONO STACK SCALING 审中-公开
标题翻译： SONOS ONO堆栈缩放
公开(公告)号：WO2014008160A3
公开(公告)日：2014-02-27
申请号：PCT/US2013048874
申请日：2013-07-01
申请人： CYPRESS SEMICONDUCTOR CORP , JENNE FREDRICK , LEVY SAGY , RAMKUMAR KRISHNASWAMY
发明人： JENNE FREDRICK , LEVY SAGY , RAMKUMAR KRISHNASWAMY
IPC分类号： H01L29/66
CPC分类号： H01L29/792 , G11C11/5628 , G11C16/0483 , G11C16/10 , G11C16/3454 , G11C16/3468 , G11C16/349 , H01L21/28282 , H01L29/513 , H01L29/518 , H01L29/66833 , H01L29/7926
摘要： A method of scaling a nonvolatile trapped-charge memory device and the device made thereby is provided. In an embodiment, the method includes forming a channel region including polysilicon electrically connecting a source region and a drain region in a substrate. A tunneling layer is formed on the substrate over the channel region by oxidizing the substrate to form an oxide film and nitridizing the oxide film. A multi-layer charge trapping layer including an oxygen-rich first layer and an oxygen-lean second layer is formed on the tunneling layer, and a blocking layer deposited on the multi-layer charge trapping layer. In one embodiment, the method further includes a dilute wet oxidation to densify a deposited blocking oxide and to oxidize a portion of the oxygenlean second layer.
摘要翻译：提供了一种缩放非易失性捕获电荷存储器件的方法和由此制成的器件。在一个实施例中，该方法包括形成包括电连接衬底中的源极区和漏极区的多晶硅的沟道区。通过氧化衬底形成氧化膜并氮化氧化膜，在沟道区域上的衬底上形成隧穿层。包括富氧第一层和贫氧第二层的多层电荷俘获层形成在隧穿层上，并且阻挡层沉积在多层电荷俘获层上。在一个实施例中，该方法进一步包括稀的湿氧化以使沉积的阻挡氧化物致密化并氧化氧气的第二层的一部分。

53. 发明申请

WO2012027306A3 METHODS AND APPARATUS TO DETERMINE POSITION ERROR OF A CALCULATED POSITION 审中-公开
标题翻译：确定计算位置位置误差的方法和装置
公开(公告)号：WO2012027306A3
公开(公告)日：2012-07-19
申请号：PCT/US2011048703
申请日：2011-08-22
申请人： CYPRESS SEMICONDUCTOR CORP , KOLOKOWSKY STEVE , MANDZIY VASYL , KARPIN OLEKSANDR , BOYCHUK YURIY
发明人： KOLOKOWSKY STEVE , MANDZIY VASYL , KARPIN OLEKSANDR , BOYCHUK YURIY
IPC分类号： G06F3/03 , G06F3/033 , G06F3/041 , G06F3/044
CPC分类号： G06F3/0418 , G06F3/044
摘要： A method and apparatus receive a plurality of signals that are used to calculate a position of a conductive object relative to a capacitive sensor element and determine an estimated position error through the plurality of signals, the estimated position error to offset a position error of the calculated position.
摘要翻译：一种方法和装置接收用于计算导电物体相对于电容式传感器元件的位置的多个信号，并通过多个信号确定估计的位置误差，估计的位置误差以抵消所计算的位置误差位置。

54. 发明申请

WO2012027327A3 NOISE SUPPRESSION CIRCUITS AND METHODS FOR CAPACITANCE SENSING SYSTEMS 审中-公开
标题翻译：噪声抑制电路和电容传感系统的方法
公开(公告)号：WO2012027327A3
公开(公告)日：2012-04-26
申请号：PCT/US2011048750
申请日：2011-08-23
申请人： CYPRESS SEMICONDUCTOR CORP , KREMIN VICTOR , ANDERSON ERIK
发明人： KREMIN VICTOR , ANDERSON ERIK
IPC分类号： G01R27/26
CPC分类号： G06F3/0412 , G01D3/036 , G01D5/24 , G01R29/26 , G06F3/0418 , G06F3/044
摘要： A capacitance sensing system can include a noise detector coupled to a capacitance sensing network that generates a noise detect signal in response to noise; a delay circuit coupled to generate at least two different delayed sense signals in response to outputs from the capacitance sensing network; and a switch circuit that selectively outputs one of the delayed sense signals in response to the noise detect signal. Particular embodiments can include selectively discarding discrete analog samples of a capacitance signal when noise is detected in such a sample.
摘要翻译：电容感测系统可以包括耦合到电容感测网络的噪声检测器，其响应于噪声而生成噪声检测信号; 延迟电路，其被耦合以响应于来自所述电容感测网络的输出来生成至少两个不同的延迟感测信号; 以及开关电路，响应于噪声检测信号选择性地输出延迟的感测信号中的一个。特定实施例可以包括当在这种样本中检测到噪声时选择性地丢弃电容信号的离散模拟样本。

55. 发明申请

WO2012021524A2 LATTICE STRUCTURE FOR CAPACITANCE SENSING ELECTRODES 审中-公开
标题翻译：电容传感电极的格子结构
公开(公告)号：WO2012021524A2
公开(公告)日：2012-02-16
申请号：PCT/US2011047094
申请日：2011-08-09
申请人： CYPRESS SEMICONDUCTOR CORP , CHAI MIN CHIN , PRENDERGAST PATRICK
发明人： CHAI MIN CHIN , PRENDERGAST PATRICK
IPC分类号： G06F3/044 , G06F3/041
CPC分类号： G06F3/044 , G06F3/041 , G06F2203/04103 , G06F2203/04111
摘要： One embodiment of a capacitive sensor array may comprise a first plurality of sensor elements and a second sensor element comprising a main trace, where the main trace intersects each of the first plurality of sensor elements to form a plurality of intersections. A unit cell may be associated with each of the intersections, and each unit cell may designate a set of locations nearest to the corresponding intersection. A contiguous section of the main trace may cross at least one of the plurality of unit cells. Within each unit cell, the second sensor element may comprise at least one primary subtrace branching away from the main trace.
摘要翻译：电容传感器阵列的一个实施例可以包括第一多个传感器元件和包括主迹线的第二传感器元件，其中主迹线与第一多个传感器元件中的每个相交以形成多个交点。单位单元可以与每个交叉点相关联，并且每个单位单元可以指定离对应交叉点最近的一组位置。主迹线的连续部分可以穿过多个单位单元中的至少一个。在每个单位单元内，第二传感器元件可以包括远离主迹线分支的至少一个主要亮度。

56. 发明申请

WO2011103216A2 ADAPTIVE PATTERNING FOR PANELIZED PACKAGING 审中-公开
标题翻译：适用于面板包装的图案
公开(公告)号：WO2011103216A2
公开(公告)日：2011-08-25
申请号：PCT/US2011025129
申请日：2011-02-16
申请人： CYPRESS SEMICONDUCTOR CORP , SCANLAN CHRISTOPHER , OLSON TIM
发明人： SCANLAN CHRISTOPHER , OLSON TIM
IPC分类号： H01L21/60
CPC分类号： H01L22/12 , G06F17/5077 , H01L21/56 , H01L21/568 , H01L21/768 , H01L22/20 , H01L23/3135 , H01L23/49816 , H01L23/52 , H01L23/5226 , H01L23/544 , H01L24/19 , H01L24/20 , H01L2223/54426 , H01L2223/54473 , H01L2223/54486 , H01L2224/12105 , H01L2224/131 , H01L2224/14131 , H01L2224/2105 , H01L2224/221 , H01L2224/8212 , H01L2924/12042 , H01L2924/14 , H01L2924/181 , Y02P80/30 , H01L2924/014 , H01L2924/00
摘要： An adaptive patterning method and system for fabricating panel based package structures is described. Misalignment for individual device units in a panel or reticulated wafer may be adjusted for by measuring the position of each individual device unit and forming a unit-specific pattern over each of the respective device units.
摘要翻译：描述了一种用于制造基于面板的封装结构的自适应图案化方法和系统。可以通过测量每个单独设备单元的位置并在每个相应设备单元上形成单位特定图案来调整面板或网状晶片中的各个设备单元的未对准。

57. 发明申请

WO2007067914A3 WIRELESS LOCATING AND MONITORING SYSTEM 审中-公开
标题翻译：无线定位和监控系统
公开(公告)号：WO2007067914A3
公开(公告)日：2008-05-02
申请号：PCT/US2006061654
申请日：2006-12-06
申请人： CYPRESS SEMICONDUCTOR CORP , WOODINGS RYAN W
发明人： WOODINGS RYAN W
IPC分类号： G01C21/00
CPC分类号： G08G1/20 , G01S5/0027 , G01S2205/002
摘要： A wireless tracking device including a positioning system for determining a location of the device and a processor connected to the positioning system. The wireless tracking device further including a wireless radio connected to the processor for transmitting the location of the device across a wireless area network. A vehicle monitoring system including a sensor, a microcontroller configured to receive a sensor input from the sensor and determine a vehicle condition data, and a wireless transmitter in communication with the microcontroller. The wireless transmitter is configured to transmit the vehicle condition data to a remote data network access point. A method of monitoring a vehicle including determining a status of the vehicle, locating an available wireless data network access point, and transmitting the status of the vehicle though the access point.
摘要翻译：一种无线跟踪装置，包括用于确定设备的位置的定位系统和连接到定位系统的处理器。所述无线跟踪装置还包括连接到所述处理器的无线电装置，用于通过无线区域网络发送所述装置的位置。一种车辆监视系统，包括传感器，被配置为从所述传感器接收传感器输入并确定车辆状况数据的微控制器以及与所述微控制器通信的无线发射器。无线发射器被配置为将车辆状态数据传送到远程数据网络接入点。一种监视车辆的方法，包括确定车辆的状态，定位可用的无线数据网络接入点，以及通过接入点发送车辆的状态。

58. 发明申请

WO2008021772A3 MULTIPROCESSOR SYSTEM HAVING AN INPUT/OUTPUT (I/O) BRIDGE CIRCUIT FOR TRANSFERRING DATA BETWEEN VOLATILE AND NON-VOLATILE MEMORY 审中-公开
标题翻译：多处理器系统具有输入/输出（I / O）桥接电路，用于在易失性存储器和非易失性存储器之间传输数据
公开(公告)号：WO2008021772A3
公开(公告)日：2008-04-10
申请号：PCT/US2007075238
申请日：2007-08-06
申请人： CYPRESS SEMICONDUCTOR CORP , MAHESHWARI DINESH , RAMANATHAN DINESH , CHETIA ALAKESH , LETOURNEUR HERVE , SMITH DONALD W , GUJRAL MANOJ
发明人： MAHESHWARI DINESH , RAMANATHAN DINESH , CHETIA ALAKESH , LETOURNEUR HERVE , SMITH DONALD W , GUJRAL MANOJ
IPC分类号： G06F13/16 , G06F15/167
CPC分类号： G06F13/1694 , G06F12/0638
摘要： A disclosed circuit includes circuitry for coupling to a volatile memory, circuitry for coupling to a nonvolatile NAND flash memory, and circuitry that: (i) receives a volatile memory request from a processor and satisfies the volatile memory request by accessing the volatile memory, and (ii) receives a nonvolatile NOR flash memory read request from the processor and satisfies the NOR read request by accessing both the NAND flash memory and the volatile memory. The circuit may also include circuitry that receives a volatile memory request from another processor and satisfies the volatile memory request from the other processor by accessing the volatile memory, and circuitry that receives a NAND flash memory read request from the other processor and satisfies the NAND read request by accessing the NAND flash memory. Multiprocessor systems including the circuit are described, as is a method for satisfying a NOR flash memory read request.
摘要翻译：所公开的电路包括用于耦合到易失性存储器的电路，用于耦合到非易失性NAND闪存的电路，以及电路：（i）从处理器接收易失性存储器请求并通过访问易失性存储器来满足易失性存储器请求，以及（ii）从处理器接收非易失性NOR闪存读取请求，并通过访问NAND闪存和易失性存储器来满足NOR读取请求。该电路还可以包括从另一处理器接收易失性存储器请求并通过访问易失性存储器满足来自另一处理器的易失性存储器请求的电路以及从另一处理器接收NAND闪存读取请求并且满足NAND读取的电路请求通过访问NAND闪存。描述了包括该电路的多处理器系统，以及用于满足NOR闪存读取请求的方法。

59. 发明申请

WO2006121882A3 PARALLEL INPUT/OUTPUT SELF-TEST CIRCUIT AND METHOD 审中-公开
标题翻译：并行输入/输出自检电路及方法
公开(公告)号：WO2006121882A3
公开(公告)日：2008-03-06
申请号：PCT/US2006017456
申请日：2006-05-04
申请人： CYPRESS SEMICONDUCTOR CORP , KRISHNAN GOPALAKRISHNAN PERUR , VADLAMANI ESWAR , MUNDAY TARJINDER SINGH
发明人： KRISHNAN GOPALAKRISHNAN PERUR , VADLAMANI ESWAR , MUNDAY TARJINDER SINGH
IPC分类号： G06F11/00 , G01R31/28
CPC分类号： G01R31/31715
摘要： A parallel data transmission test system can include a receiver section (100) having input selector circuits (104-0 to 104-N) that provide a received test data to logic adjust circuits (106-0 to 106-N) that "logically align" multiple incoming test values to remove intentionally introduced logic difference (e.g., inversion) with respect to one another. Result combining circuit (108) can logically combine output data values and provide a resulting sequence to a pattern sequence test circuit (110).
摘要翻译：并行数据传输测试系统可以包括具有输入选择器电路（104-0至104-N）的接收器部分（100），其将接收的测试数据提供给逻辑调整电路（106-0至106-N） “多个输入测试值，以有意引入相互之间的逻辑差异（例如反转）。结果组合电路（108）可逻辑地组合输出数据值，并将得到的序列提供给模式序列测试电路（110）。

60. 发明申请

WO2007067916A3 APPARATUS AND METHOD FOR FREQUENCY CALIBRATION BETWEEN TWO RADIOS 审中-公开
标题翻译：两个放射线之间频率校准的装置和方法
公开(公告)号：WO2007067916A3
公开(公告)日：2008-01-17
申请号：PCT/US2006061658
申请日：2006-12-06
申请人： CYPRESS SEMICONDUCTOR CORP , GEHRING MARK R , WRIGHT DAVID
发明人： GEHRING MARK R , WRIGHT DAVID
IPC分类号： H04B17/00
CPC分类号： H04L1/203 , H04B17/318 , H04L1/16 , H04L2027/0016 , H04L2027/002 , H04L2027/0034
摘要： Wireless devices transmit and receive radio signals based upon reference frequencies generated by crystal oscillators. If the reference frequencies of the transmitter and the receiver are different, the radio signals may not be received properly or may not be received at all. A measurement circuit measures the amount of error or signal corruption in the radio signals due to the reference frequency offset between the transmitter and the receiver. A frequency offset circuit generates an offset operating frequency in the transmitter or the receiver to align or calibrate the operating frequencies of the devices.
摘要翻译：无线设备基于由晶体振荡器产生的参考频率发射和接收无线电信号。如果发射机和接收机的参考频率不同，则无线电信号可能未被正确接收或根本不被接收。测量电路测量由于发射机和接收机之间的参考频率偏移导致的无线电信号中的误差或信号损坏的量。频率偏移电路在发射器或接收器中产生偏移操作频率以对准或校准装置的工作频率。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式