专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

41. 发明公开

EP3251150A1 SELF-SENSING REVERSE CURRENT PROTECTION SWITCH 有权
标题翻译：自感反向电流保护开关
公开(公告)号：EP3251150A1
公开(公告)日：2017-12-06
申请号：EP16704493.2
申请日：2016-01-04
申请人： Qualcomm Incorporated
发明人： JI, Honghao , SEO, Dongwon
IPC分类号： H01L27/02 , H01L23/60 , H01L23/62 , H02H11/00 , H02H9/04
CPC分类号： H02H3/18 , H01L27/0266 , H01L27/0292 , H02H11/003
摘要： A reverse current protection (RCP) circuit is provided that includes an RCP switch coupled between a power supply rail and a buffer power supply node. A control circuit powered by a buffer supply voltage on the buffer power supply node controls the RCP switch to open in response to a discharge of a power supply voltage carried on the power supply rail.

42. 发明公开

EP3149858A1 HYBRID R-2R STRUCTURE FOR LOW GLITCH NOISE SEGMENTED DAC 审中-公开
标题翻译：杂交R-2R STRUKTURFÜRSEGMENTIGTEN数字模拟服务器MIT GERINGEMSTÖRIMPULSRAUSCHEN
公开(公告)号：EP3149858A1
公开(公告)日：2017-04-05
申请号：EP15722019.5
申请日：2015-05-06
申请人： Qualcomm Incorporated
发明人： LEE, Sang Min , SEO, Dongwon
IPC分类号： H03M1/06 , H03M1/08 , H03M1/68 , H03M1/78
CPC分类号： H03M1/0863 , H03M1/0612 , H03M1/0881 , H03M1/687 , H03M1/785
摘要： The apparatus may be an N-bit DAC including (2M-1) parallel stages associated with M most significant bits, and (N-M) stages associated with (N-M) least significant bits. The (2M-1) parallel stages may deliver a first current to current-summing nodes of the DAC. The (N-M) stages may include a resistive network and a second pair of switches, and may deliver a second current to the resistive network of the stage. Each resistive network may scale the respectively delivered currents according to a binary weight of a stage corresponding to the resistive network, and may deliver the scaled currents to the pair of current-summing nodes. At least one of the (N-M) stages may be separated from the remaining stages.
摘要翻译：该装置可以是包括与M个最高有效位相关联的（2M-1）并行级的N位DAC和与（N-M）个最低有效位相关联的（N-M）级。（2M-1）并联级可以将第一电流传送到DAC的电流求和节点。（N-M）级可以包括电阻网络和第二对开关，并且可以将第二电流传递到级的电阻网络。每个电阻网络可以根据与电阻网络相对应的级的二进制权重对分别递送的电流进行缩放，并且可以将缩放的电流传送到一对电流求和节点。（N-M）级中的至少一个可以与其余级分离。

43. 发明公开

EP2759107A2 LOAD DETECTING IMPEDANCE MATCHING BUFFER 有权
标题翻译： IMPEDANZANPASSUNGSPUFFER MIT LASTENERKENNUNG
公开(公告)号：EP2759107A2
公开(公告)日：2014-07-30
申请号：EP12780935.8
申请日：2012-09-24
申请人： Qualcomm Incorporated
发明人： CHIABURU, Liviu , TALEIE, Shahin Medhizah , SEO, Dongwon , SILVERSTEIN, Roy B.
IPC分类号： H04L25/02
CPC分类号： H04L25/0278
摘要： A buffer amplifier has a power on state and a sleep state. During regular operation a coupling state of a load to an output node is detected using feedback voltage. In a sleep mode and in a power collapse mode a detection current is injected into the output node, to produce a voltage, and the coupling state of the load is detected from the voltage. Optionally, the detection current and detecting of the voltage on the output node is enables by a low duty cycle clock. Optionally, signals generated in detecting the coupling state are qualified through a debounce circuit.
摘要翻译：缓冲放大器具有通电状态和睡眠状态。在正常操作期间，使用反馈电压检测负载到输出节点的耦合状态。在睡眠模式和功率崩溃模式中，检测电流被注入到输出节点中以产生电压，并根据电压检测负载的耦合状态。可选地，通过低占空比时钟启用检测电流和输出节点上的电压检测。可选地，通过去抖动电路来限定在检测耦合状态时产生的信号。

44. 发明公开

EP2484016A1 WIDEBAND DIGITAL TO ANALOG CONVERTER WITH BUILT-IN LOAD ATTENUATOR 审中-公开
标题翻译：随着宽带综合LAST SHOCKS数字模拟转换器
公开(公告)号：EP2484016A1
公开(公告)日：2012-08-08
申请号：EP10763293.7
申请日：2010-09-30
申请人： Qualcomm Incorporated
发明人： SEO, Dongwon , SARIPALLI, Ganesh , SONG, Tongyu , TALEIE, Shahin, Mehdizad , KONG, Derui
IPC分类号： H03M1/74
CPC分类号： H03M1/742 , H03F1/223 , H03F1/3241 , H03F3/195 , H03F3/245 , H03F3/45183
摘要： A circuit for digital-to-analog conversion is described. The circuit includes a digital-to-analog converter (DAC). The DAC includes a double cascaded current source and a differential current-mode switch (DCMS). The circuit further includes a direct current (DC) offset stage. The circuit also includes a load attenuator. The double cascaded current source may be between the DCMS and a rail voltage.

45. 发明公开

EP2269311A2 APPARATUS AND METHOD FOR DYNAMIC CIRCUIT ELEMENT SELECTION IN A DIGITAL-TO-ANALOG CONVERTER 有权
标题翻译：装置和方法的动态电路元件选择用在数字模拟转换器
公开(公告)号：EP2269311A2
公开(公告)日：2011-01-05
申请号：EP09762966.1
申请日：2009-03-08
申请人： QUALCOMM Incorporated
发明人： SEO, Dongwon , McALLISTER, Gene H. , DABAG, Hayg-Taniel
IPC分类号： H03M1/06
CPC分类号： H03M1/004 , H03M1/066 , H03M1/0665 , H03M1/0673 , H03M1/74 , H03M3/502
摘要： According to at least one embodiment of the invention, an apparatus may include first, second and third circuits. The first circuit receives input data and provides a plurality of first signals asserted based on the input data. The second circuit receives the plurality of first signals and provides a plurality of second signals used to select a plurality of circuit elements. The third circuit generates a control for the second circuit using a fractional data weight of the input data, the second circuit mapping the plurality of first signals to the plurality of second signals based on the control from the third circuit.

46. 发明公开

EP2156561A1 PSEUDO-DIFFERENTIAL CLASS-AB DIGITAL-TO-ANALOG CONVERTER WITH CODE DEPENDENT DC CURRENT 审中-公开
标题翻译：使用模拟KODEABHÄNGIGEMDC伪差分AB类数字转换器
公开(公告)号：EP2156561A1
公开(公告)日：2010-02-24
申请号：EP08770948.1
申请日：2008-06-13
申请人： QUALCOMM Incorporated
发明人： SEO, Dongwon , SUN, Bo , SAHOTA, Gurkanwal Singh (Kamal) , MISHRA, Manu
IPC分类号： H03M1/00
CPC分类号： H03M1/002 , H03M1/682 , H03M1/747
摘要： A digital-to-analog converter, RF transmit channel and method, for converting a digital signal of N bits having a set M of most significant bits and a set L of least significant bits to an analog signal, are disclosed. The digital signal defines a set of coded values which are converted to analog values and modulated on to a RF signal. The digital-to-analog converter includes a plurality of switches and an output stage, for providing at least a first differential output signal and a second differential output signal. The output stage modifies currents received from the plurality of switches, such that the value of the average output current of the first and second differential outputs signals is steered to a relatively low current value at the mid-point of the coded values.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式