会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 41. 发明公开
    • A SEMICONDUCTOR DEVICE
    • 半导体器件
    • EP1290735A1
    • 2003-03-12
    • EP01938146.6
    • 2001-05-01
    • Koninklijke Philips Electronics N.V.
    • HUETING, Raymond, J., E.HIJZEN, Erwin, A.
    • H01L29/78H01L29/423H01L29/06
    • H01L29/7835H01L29/0696H01L29/4232H01L29/4236H01L29/42368H01L29/4238H01L29/7397H01L29/7834H01L29/8128
    • A semiconductor body has source and drain regions (4 and 5; 4' and 5') spaced apart by a body region (6; 6') and a drain drift region (50; 50') and both meeting the same surface (3a) of the semiconductor body. An insulated gate structure (7; 70'; 700) is provided within a trench (80; 80'; 80'') extending in the semiconductor body. The gate structure has a gate conductive region (70b; 70'b; 70''b) separated from the trench by a dielectric layer (70a; 70'a) such that a conduction channel accommodation portion (60; 60') of the body region extends along at least side walls (80a; 80'a; 80''a) of the trench and between the source (4; 4') and drain drift (50; 50') regions. The trench extends from the body region into the drain drift region (50; 50') and the dielectric layer has, at least on side walls (80a; 80'a; 80''a) of the trench, a greater thickness in the portion of the trench extending into the drain drift region (50; 50') than in the remaining portion of the trench so that an extension (71; 71'; 71''; 710) of the gate conductive region extending within the trench through the drain drift region (50; 50') towards the drain region (5; 5') forms a field plate.
    • 半导体本体具有由本体区域(6; 6')和漏极漂移区域(50; 50')隔开的源极区域和漏极区域(4和5; 4'和5'),并且两者都与同一表面(3a )的半导体本体。 在延伸在半导体本体中的沟槽(80; 80'; 80“)内提供绝缘栅极结构(7; 70'; 700)。 栅极结构具有通过介电层(70a; 70'a)与沟槽隔开的栅极导电区域(70b; 70'b; 70'b),使得导电沟道容纳部分(60; 60') 主体区域沿着沟槽的至少侧壁(80a; 80'a; 80'a)并且在源极(4; 4')和漏极漂移(50; 50')区域之间延伸。 沟槽从主体区域延伸到漏极漂移区域(50; 50')中,并且电介质层至少在沟槽的侧壁(80a; 80'a; 80'a)上具有较大的厚度 延伸到漏极漂移区(50; 50')中的沟槽部分比在沟槽的其余部分中延伸,使得栅极导电区域的延伸部(71; 71'; 71“; 710) 朝向漏极区域(5; 5')的漏极漂移区域(50; 50')形成场板。
    • 43. 发明公开
    • TRENCH-GATE SEMICONDUCTOR DEVICES AND THEIR MANUFACTURE
    • 沟槽栅半导体器件和方法生产同样
    • EP1066652A2
    • 2001-01-10
    • EP99956024.6
    • 1999-11-16
    • Koninklijke Philips Electronics N.V.
    • HURKX, Godefridus, A., M.HUETING, Raymond, J., E.
    • H01L29/78H01L21/336
    • H01L29/7813H01L21/2255H01L29/0634H01L29/0878H01L29/0886H01L29/42368
    • In a trench-gate semiconductor device, for example a cellular power MOSFET, the gate (11) is present in a trench (20) that extends through the channel-accommodating region (15) of the device. An underlying body portion (16) that carries a high voltage in an off state of the device is present adjacent to a side wall of a lower part (20b) of the trench (20). Instead of being a single high-resistivity region, this body portion (16) comprises first regions (61) of a first conductivity type interposed with second regions (62) of the opposite second conductivity type. In the conducting state of the device, the first regions (61) provide parallel current paths through the thick body portion (16), from the conduction channel (12) in the channel-accommodating region (15). In an off-state of the device, the body portion (16) carries a depletion layer (50). The first region (61) of this body portion (16) is present between the second region (62) and the side wall (22) of the lower part (20b) of the trench (20) and has a doping concentration (Nd) of the first conductivity type that is higher than the doping concentration (Na) of the second conductivity type of the second region (62). A balanced space charge is nonetheless obtained by depletion of the first and second regions (61, 62), because the width (W1) of the first region (61) is made smaller than the width (W2) of the lower-doped second region (62). This device structure can have a low on-resistance and high breakdown voltage, while also permitting its commercial manufacture using dopant out-diffusion from the lower trench part (20b) into the lower-doped second region (62) to form the first region (61).
    • 44. 发明授权
    • TRENCH-GATE SEMICONDUCTOR DEVICES AND THEIR MANUFACTURE
    • 沟槽栅半导体器件和方法生产同样
    • EP1066652B1
    • 2007-05-09
    • EP99956024.6
    • 1999-11-16
    • Koninklijke Philips Electronics N.V.
    • HURKX, Godefridus, A., M.HUETING, Raymond, J., E.
    • H01L29/78H01L21/336
    • H01L29/7813H01L21/2255H01L29/0634H01L29/0878H01L29/0886H01L29/42368
    • In a trench-gate semiconductor device, for example a cellular power MOSFET, the gate (11) is present in a trench (20) that extends through the channel-accommodating region (15) of the device. An underlying body portion (16) that carries a high voltage in an off state of the device is present adjacent to a side wall of a lower part (20b) of the trench (20). Instead of being a single high-resistivity region, this body portion (16) comprises first regions (61) of a first conductivity type interposed with second regions (62) of the opposite second conductivity type. In the conducting state of the device, the first regions (61) provide parallel current paths through the thick body portion (16), from the conduction channel (12) in the channel-accommodating region (15). In an off-state of the device, the body portion (16) carries a depletion layer (50). The first region (61) of this body portion (16) is present between the second region (62) and the side wall (22) of the lower part (20b) of the trench (20) and has a doping concentration (Nd) of the first conductivity type that is higher than the doping concentration (Na) of the second conductivity type of the second region (62). A balanced space charge is nonetheless obtained by depletion of the first and second regions (61, 62), because the width (W1) of the first region (61) is made smaller than the width (W2) of the lower-doped second region (62). This device structure can have a low on-resistance and high breakdown voltage, while also permitting its commercial manufacture using dopant out-diffusion from the lower trench part (20b) into the lower-doped second region (62) to form the first region (61).
    • 48. 发明公开
    • EDGE TERMINATION IN MOS TRANSISTORS
    • MOS晶体管的边缘终结
    • EP1430538A2
    • 2004-06-23
    • EP02762709.0
    • 2002-09-03
    • Koninklijke Philips Electronics N.V.
    • HUETING, Raymond, J., E.HIJZEN, Erwin, A.IN 'T ZANDT, Erwin, A., A.
    • H01L29/78H01L29/739H01L29/423H01L29/41
    • H01L29/7813H01L29/0696H01L29/402H01L29/407H01L29/4236H01L29/4238H01L29/7397H01L29/7811
    • A RESURF trench gate MOSFET has a sufficiently small pitch (close spacing of neighbouring trenches) that intermediate areas of the drain drift region are depleted in the blocking condition of the MOSFET. However, premature breakdown can still occur in this known device structure at the perimeter/edge of the active device area and/or adjacent the gate bondpad. To counter premature breakdown, the invention adopts two principles: the gate bondpad is either connected to an underlying stripe trench network surrounded by active cells, or is directly on top of the active cells, and a compatible 2D edge termination scheme is provided around the RESURF active device area. These principles can be implemented in various cellular layouts e.g. a concentric annular device geometry, which may be circular or rectangular or ellipsoidal, in the active area and in the edge termination, or a device array of such concentric hexagonal or circular stripe cells, or a device array of square active cells with stripe edge cells, or a device array of hexagonal active cells with an edge termination of hexagonal edge cells.
    • RESURF沟槽栅MOSFET具有足够小的间距(相邻沟槽的紧密间隔),使得漏极漂移区的中间区域在MOSFET的阻塞条件下被耗尽。 然而,在有源器件区域的周边/边缘和/或邻近栅焊盘的这种已知器件结构中仍然会发生过早击穿。 为了防止过早击穿,本发明采用两个原理:栅极键合垫连接到由有源单元围绕的下面的条形沟槽网络,或者直接在有源单元的顶部,并且在RESURF周围提供可兼容的2D边缘终端方案 有源器件面积。这些原理可以在各种蜂窝布局中实现,例如 在有源区域和边缘终端中可以是圆形或矩形或椭圆形的同心环形器件几何形状,或者这种同心六边形或圆形条纹单元的器件阵列,或者具有条纹边缘单元的正方形有源单元的器件阵列 或者具有六边形边缘单元的边缘终止的六边形活动单元的器件阵列。
    • 50. 发明公开
    • A SEMICONDUCTOR DEVICE
    • 半导体器件
    • EP1292989A1
    • 2003-03-19
    • EP01943265.7
    • 2001-04-19
    • Koninklijke Philips Electronics N.V.
    • HUETING, Raymond, J., E.HIJZEN, Erwin, A.
    • H01L29/06H01L29/423H01L29/78H01L29/417
    • H01L29/785H01L21/823418H01L21/823437H01L29/0657H01L29/41725H01L29/42384H01L29/66621H01L29/66795H01L29/78H01L29/7835
    • A semiconductor device comprises one or more field effect devices (FD) having source and drain regions (5 and 6) spaced apart by a body region (3a). A gate structure (7a, 7b), preferably in a trench (4), controls a conduction channel in a portion (3b) of the body region (3a) between the source and drain regions. The device has one or more mesa structures (100) having end and side walls (100a to 100d). The body region (3a) extends between and meets at least the side walls (100c and 100d) of the mesa structure. The gate structure (7a, 7b) extends along and between the side walls such that the conduction channel accommodating portion (3b) extends along and between the side walls (100c and 100d). The source and drain regions (5 and 6) meet respective end walls (100a and 100b) of the mesa structure and/or its side walls (100c and 100d). At the mesa walls, a source electrode (S) contacts the source region (5) and a drain electrode (D) contacts the drain region (6). (FIGS. 12 and 13)
    • 半导体器件包括一个或多个场效应器件(FD),其具有由体区(3a)隔开的源区和漏区(5和6)。 优选在沟槽(4)中的栅极结构(7a,7b)控制源极和漏极区之间的体区(3a)的部分(3b)中的导电沟道。 该装置具有一个或多个具有端壁和侧壁(100a至100d)的台面结构(100)。 本体区域(3a)在台面结构的至少侧壁(100c和100d)之间延伸并与之相遇。 栅极结构(7a,7b)沿着侧壁并且在侧壁之间延伸,使得导电沟道容纳部分(3b)沿着侧壁(100c和100d)并且在侧壁之间延伸。 源区和漏区(5和6)与台面结构和/或其侧壁(100c和100d)的相应端壁(100a和100b)相接。 在台面壁处,源电极(S)接触源极区域(5)并且漏电极(D)接触漏极区域(6)。