会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 41. 发明申请
    • INTEGRATED CIRCUIT INCLUDING A SEMICONDUCTOR ASSEMBLY IN THIN-SOI TECHNOLOGY
    • 集成电路,包括半导体器件在薄SOI技术中的集成电路
    • US20090026542A1
    • 2009-01-29
    • US11829264
    • 2007-07-27
    • Uwe Wahl
    • Uwe Wahl
    • H01L29/735H01L21/331H01L27/12
    • H01L27/1203H01L21/84H01L27/0251
    • An integrated circuit including a semiconductor assembly in thin-film SOI technology is disclosed. One embodiment provides a semiconductor assembly in thin-film SOI technology including a first semiconductor substrate structure of a second conductivity type inverse to a first conductivity type in a semiconductor substrate below a first semiconductor layer, a second semiconductor substrate structure of a second conductivity type in a semiconductor substrate below a second semiconductor layer structure, and a third semiconductor substrate structure of the first conductivity type below the first semiconductor layer structure in the semiconductor substrate and otherwise surrounded by the first semiconductor substrate structure.
    • 公开了一种包括薄膜SOI技术中的半导体组件的集成电路。 一个实施例提供一种薄膜SOI技术中的半导体组件,包括在第一半导体层下面的半导体衬底中与第一导电类型相反的第二导电类型的第一半导体衬底结构,第二导电类型的第二半导体衬底结构 在第二半导体层结构之下的半导体衬底,以及第一导电类型的第三半导体衬底结构,在第一半导体衬底的第一半导体层结构之下,由第一半导体衬底结构包围。
    • 44. 发明授权
    • Power MOS element and method for producing the same
    • 功率MOS元件及其制造方法
    • US06693011B2
    • 2004-02-17
    • US10225022
    • 2002-08-21
    • Uwe WahlHolger Vogt
    • Uwe WahlHolger Vogt
    • H01L21336
    • H01L29/7811H01L29/0661H01L29/1095H01L29/402H01L29/407H01L29/4238H01L29/66727H01L29/7813
    • A power MOS element includes a drift region with a doping of a first doping type, a channel region with a doping of a second doping type which is complementary to said first doping type and which borders on said channel region and said drift region, and a source region with a doping of said first doping type, said source region bordering on said channel region. Furthermore, said power MOS element includes a plurality of basically parallel gate trenches which extend to said drift region and which comprise an electrically conductive material which is insulated from the transistor region by an insulator. The individual gate trenches are connected by a connecting gate trench, a gate contact only being connected in an electrically conductive way to the active gate trenches via contact holes in said connecting gate trench. For producing, three photolithographic steps are sufficient, which serve to etch said gate trenches and said connecting gate trench, to produce said contact holes for said source region and said channel region as well as for said connecting gate trench, and to finally structure said gate contacts and said source contact. Thus, a flexible layout concept is possible in which said gate contact can also be placed in the middle of or at another location on said power MOS element without additional expenditure. Optionally, without additional process steps, margin terminating structures can be produced parallel to the formation of said active transistor region in the form of circumferential floating rings or of floating field plates.
    • 功率MOS元件包括具有第一掺杂类型的掺杂的漂移区域,具有与所述第一掺杂类型互补且与所述沟道区域和所述漂移区域相邻的第二掺杂类型的掺杂的沟道区域,以及 源极区域,具有所述第一掺杂类型的掺杂,所述源极区域与所述沟道区域相邻。 此外,所述功率MOS元件包括延伸到所述漂移区并且包括通过绝缘体与晶体管区域绝缘的导电材料的多个基本上平行的栅极沟槽。 各个栅极沟槽通过连接栅极沟槽连接,栅极触点仅通过所述连接栅极沟槽中的接触孔以导电的方式连接到有源栅极沟槽。 为了制造,三个光刻步骤是足够的,其用于蚀刻所述栅极沟槽和所述连接栅极沟槽,以产生用于所述源极区域和所述沟道区域以及所述连接栅极沟槽的所述接触孔,并且最终构造所述栅极 联系人和来源联系人。 因此,灵活的布局概念是可能的,其中所述栅极接触也可以放置在所述功率MOS元件的中间或另一位置,而不需要额外的费用。 任选地,在没有额外的工艺步骤的情况下,边缘端接结构可以平行于周向浮动环或浮动场板形式的所述有源晶体管区域的形成。