专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

41. 发明申请

US20100205360A1 Removable Mother/Daughter Peripheral Card 审中-公开
公开(公告)号：US20100205360A1
公开(公告)日：2010-08-12
申请号：US12765737
申请日：2010-04-22
申请人： Eliyahou Harari , Daniel C. Guterman , Robert F. Wallace
发明人： Eliyahou Harari , Daniel C. Guterman , Robert F. Wallace
IPC分类号： G06F12/02 , G06F13/00 , H04L9/30
CPC分类号： G06F13/4068 , G06K19/07741 , H05K5/0265 , H05K5/0282
摘要： A peripheral card having a Personal Computer (“PC”) card form factor and removably coupled externally to a host system is further partitioned into a mother card portion and a daughter card portion. The daughter card is removably coupled to the mother card. In the preferred embodiment, a low cost flash “floppy” is accomplished with the daughter card containing only flash EEPROM chips and being controlled by a memory controller residing on the mother card. Other aspects of the invention includes a comprehensive controller on the mother card able to control a predefined set of peripherals on daughter cards connectable to the mother card; relocation of some host resident hardware to the mother card to allow for a minimal host system; a mother card that can accommodate multiple daughter cards; daughter cards that also operates directly with hosts having embedded controllers; daughter cards carrying encoded data and information for decoding it; and daughter cards with security features.

42. 发明授权

US06861700B2 Eeprom with split gate source side injection 失效
标题翻译： Eeprom采用分闸门源注入
公开(公告)号：US06861700B2
公开(公告)日：2005-03-01
申请号：US10674737
申请日：2003-09-29
申请人： Daniel C. Guterman , Gheorghe Samachisa , Yupin Kawing Fong , Eliyahou Harari
发明人： Daniel C. Guterman , Gheorghe Samachisa , Yupin Kawing Fong , Eliyahou Harari
IPC分类号： G11C7/00 , G11C16/00 , G11C16/04 , H01L21/336 , H01L21/8247 , H01L27/115 , H01L29/76 , H01L29/788 , H01L31/107 , H01L33/00
CPC分类号： H01L27/11521 , G11C16/0425 , G11C16/0458 , G11C16/0491 , H01L27/115 , H01L29/7881
摘要： Novel memory cells utilize source-side injection, allowing very small programming currents. If desired, to-be-programmed cells are programmed simultaneously while not requiring an unacceptably large programming current for any given programming operation. In one embodiment, memory arrays are organized in sectors with each sector being formed of a single column or a group of columns having their control gates connected in common. In one embodiment, a high speed shift register is used in place of a row decoder to serially shift in data for the word lines, with all data for each word line of a sector being contained in the shift register on completion of its serial loading. In one embodiment, speed is improved by utilizing a parallel loaded buffer register which receives parallel data from the high speed shift register and holds that data during the write operation, allowing the shift register to receive serial loaded data during the write operation for use in a subsequent write operation. In one embodiment, a verification is performed in parallel on all to-be-programmed cells in a column and the bit line current monitored. If all of the to-be-programmed cells have been properly programmed, the bit line current will be substantially zero. If bit line current is detected, another write operation is performed on all cells of the sector, and another verify operation is performed. This write/verify procedure is repeated until verification is successful, as detected or substantially zero, bit line current.
摘要翻译：新型存储单元利用源侧注入，允许非常小的编程电流。如果需要，对于任何给定的编程操作，被编程的单元被同时编程，而不需要不可接受的大的编程电流。在一个实施例中，存储器阵列被组织在扇区中，其中每个扇区由单个列或一组具有共同连接的控制门的列组成。在一个实施例中，代替行解码器来使用高速移位寄存器来对字线的数据进行串行移位，在其串行加载完成时扇区的每个字线的所有数据都包含在移位寄存器中。在一个实施例中，通过利用并行加载的缓冲寄存器来提高速度，所述缓冲寄存器从高速移位寄存器接收并行数据，并且在写入操作期间保持该数据，从而允许移位寄存器在写操作期间接收串行加载的数据，以用于后续写操作。在一个实施例中，在列中的所有要编程的单元并行地执行验证，并监视位线电流。如果所有待编程的单元都已被正确编程，则位线电流将基本为零。如果检测到位线电流，则对扇区的所有单元执行另一写操作，并且执行另一验证操作。重复此写/验证过程，直到验证成功，如检测到或基本为零，位线电流。

43. 发明授权

US06664587B2 EEPROM cell array structure with specific floating gate shape 有权
标题翻译：具有特定浮栅形状的EEPROM单元阵列结构
公开(公告)号：US06664587B2
公开(公告)日：2003-12-16
申请号：US10236408
申请日：2002-09-05
申请人： Daniel C. Guterman , Gheorghe Samachisa , Yupin Kawing Fong , Eliyahou Harari
发明人： Daniel C. Guterman , Gheorghe Samachisa , Yupin Kawing Fong , Eliyahou Harari
IPC分类号： H01L3300
CPC分类号： H01L27/11521 , G11C16/0425 , G11C16/0458 , G11C16/0491 , H01L27/115 , H01L29/7881
摘要： Novel memory cells utilize source-side injection, allowing very small programming currents. If desired, to-be-programmed cells are programmed simultaneously while not requiring an unacceptably large programming current for any given programming operation. In one embodiment, memory arrays are organized in sectors with each sector being formed of a single column or a group of columns having their control gates connected in common. In one embodiment, a high speed shift register is used in place of a row decoder to serially shift in data for the word lines, with all data for each word line of a sector being contained in the shift register on completion of its serial loading. In one embodiment, speed is improved by utilizing a parallel loaded buffer register which receives parallel data from the high speed shift register and holds that data during the write operation, allowing the shift register to receive serial loaded data during the write operation for use in a subsequent write operation. In one embodiment, a verification is performed in parallel on all to-be-programmed cells in a column and the bit line current monitored. If all of the to-be-programmed cells have been properly programmed, the bit line current will be substantially zero. If bit line current is detected, another write operation is performed on all cells of the sector, and another verify operation is performed. This write/verify procedure is repeated until verification is successful, as detected or substantially zero, bit line current.
摘要翻译：新型存储单元利用源侧注入，允许非常小的编程电流。如果需要，对于任何给定的编程操作，被编程的单元被同时编程，而不需要不可接受的大的编程电流。在一个实施例中，存储器阵列被组织在扇区中，其中每个扇区由单个列或一组具有共同连接的控制门的列组成。在一个实施例中，代替行解码器来使用高速移位寄存器来对字线的数据进行串行移位，在其串行加载完成时扇区的每个字线的所有数据都包含在移位寄存器中。在一个实施例中，通过利用并行加载的缓冲寄存器来提高速度，所述缓冲寄存器从高速移位寄存器接收并行数据，并且在写入操作期间保持该数据，从而允许移位寄存器在写操作期间接收串行加载的数据，以用于后续写操作。在一个实施例中，在列中的所有要编程的单元并行地执行验证，并监视位线电流。如果所有待编程的单元都已被正确编程，则位线电流将基本为零。如果检测到位线电流，则对扇区的所有单元执行另一写操作，并且执行另一验证操作。重复此写/验证过程，直到验证成功，如检测到或基本为零，位线电流。

44. 发明授权

US5504760A Mixed data encoding EEPROM system 失效
标题翻译：混合数据编码EEPROM系统
公开(公告)号：US5504760A
公开(公告)日：1996-04-02
申请号：US148930
申请日：1993-11-08
申请人： Eliyahou Harari , Daniel C. Guterman , Sanjay Mehrotra , Stephen J. Gross , Robert D. Norman
发明人： Eliyahou Harari , Daniel C. Guterman , Sanjay Mehrotra , Stephen J. Gross , Robert D. Norman
IPC分类号： G06F11/10 , G11C16/10 , G11C16/16 , G11C16/26
CPC分类号： G11C16/10 , G11C16/16 , G11C16/26 , G06F11/1008
摘要： In a mixed data encoding scheme for programming data into a flash sector of a flash EEPROM system, a method for determining which data encoding scheme has been used for programming the retrieved data involves examining whether an error correction code of the data indicates an error.
摘要翻译：在用于将数据编程到闪存EEPROM系统的闪存扇区中的混合数据编码方案中，确定已经使用哪种数据编码方案来编程检索的数据的方法涉及检查数据的纠错码是否指示错误。

45. 发明授权

US5396468A Streamlined write operation for EEPROM system 失效
标题翻译： EEPROM系统的简化写操作
公开(公告)号：US5396468A
公开(公告)日：1995-03-07
申请号：US148932
申请日：1993-11-08
申请人： Eliyahou Harari , Daniel C. Guterman , Sanjay Mehrotra , Stephen J. Gross , John S. Mangan
发明人： Eliyahou Harari , Daniel C. Guterman , Sanjay Mehrotra , Stephen J. Gross , John S. Mangan
IPC分类号： G06F11/10 , G11C16/10 , G11C16/16 , G11C16/26 , G11C7/00
CPC分类号： G11C16/10 , G11C16/16 , G11C16/26 , G06F11/1008
摘要： Various optimizing techniques are used for erasing semiconductor electrically erasable programmable read only memories (EEPROM). An erase algorithm accomplishes erasing of a group of memory cells by application of incremental erase pulses. Techniques include a 2-phase verification process interleaving between pulse applications; special handling of a sample of cells within each erasable unit group; defects handling; and adaptive initial erasing voltages. A streamlined write operation on a flash sector of the EEPROM is implemented by employing the optimized erase in an efficient manner. The write operation includes an initial quick erase of the sector followed by programming of data and verification. Only on those infrequent occasions when a failure occurs as manifested during program verification that the optimized erase will need be evoked.
摘要翻译：各种优化技术用于擦除半导体电可擦除可编程只读存储器（EEPROM）。擦除算法通过应用增量擦除脉冲来实现一组存储器单元的擦除。技术包括脉冲应用之间的两相验证过程交错; 对每个可擦除单元组内的单元格样本进行特殊处理; 缺陷处理; 和自适应初始擦除电压。通过以有效的方式采用优化的擦除来实现EEPROM的闪存扇区上的流线型写入操作。写入操作包括扇区的初始快速擦除，然后对数据进行编程和验证。只有当程序验证中出现故障时才会发现需要引发优化的擦除。

46. 发明申请

US20100169559A1 Removable Mother/Daughter Peripheral Card 审中-公开
标题翻译：可拆卸的母亲/女儿外围卡
公开(公告)号：US20100169559A1
公开(公告)日：2010-07-01
申请号：US12723491
申请日：2010-03-12
申请人： Eliyahou Harari , Daniel C. Guterman , Robert F. Wallace
发明人： Eliyahou Harari , Daniel C. Guterman , Robert F. Wallace
IPC分类号： G06F13/00 , G06F12/02
CPC分类号： G06F13/4068 , G06K19/07741 , H05K5/0265 , H05K5/0282
摘要： A peripheral card having a Personal Computer (“PC”) card form factor and removably coupled externally to a host system is further partitioned into a mother card portion and a daughter card portion. The daughter card is removably coupled to the mother card. In the preferred embodiment, a low cost flash “floppy” is accomplished with the daughter card containing only flash EEPROM chips and being controlled by a memory controller residing on the mother card. Other aspects of the invention includes a comprehensive controller on the mother card able to control a predefined set of peripherals on daughter cards connectable to the mother card; relocation of some host resident hardware to the mother card to allow for a minimal host system; a mother card that can accommodate multiple daughter cards; daughter cards that also operates directly with hosts having embedded controllers; daughter cards carrying encoded data and information for decoding it; and daughter cards with security features.
摘要翻译：具有个人计算机（“PC”）卡形状因子并且可拆卸地耦合到主机系统外部的外围卡进一步被划分为母卡部分和子卡部分。子卡可拆卸地耦合到母卡。在优选实施例中，低成本闪存“软盘”是通过仅包含快闪EEPROM芯片的子卡并由驻留在母卡上的存储器控制器来控制的。本发明的其它方面包括：母卡上的综合控制器，其能够控制可连接到母卡的子卡上的预定义的一组外围设备; 将一些主机驻地硬件重定位到母卡以允许最小的主机系统; 可容纳多张子卡的母卡; 子卡也直接与具有嵌入式控制器的主机操作; 携带编码数据的子卡和用于解码的信息; 和具有安全功能的子卡。

47. 发明授权

US07449746B2 EEPROM with split gate source side injection 失效
标题翻译：带分流栅源的EEPROM注入
公开(公告)号：US07449746B2
公开(公告)日：2008-11-11
申请号：US11278778
申请日：2006-04-05
申请人： Daniel C. Guterman , Gheorghe Samachisa , Yupin Kawing Fong , Eliyahou Harari
发明人： Daniel C. Guterman , Gheorghe Samachisa , Yupin Kawing Fong , Eliyahou Harari
IPC分类号： H01L29/94
CPC分类号： H01L27/11521 , G11C16/0425 , G11C16/0458 , G11C16/0491 , H01L27/115 , H01L29/7881
摘要： Novel memory cells utilize source-side injection, allowing very small programming currents. If desired, to-be-programmed cells are programmed simultaneously while not requiring an unacceptably large programming current for any given programming operation. In one embodiment, memory arrays are organized in sectors with each sector being formed of a single column or a group of columns having their control gates connected in common. In one embodiment, a high speed shift register is used in place of a row decoder to serially shift in data for the word lines, with all data for each word line of a sector being contained in the shift register on completion of its serial loading. In one embodiment, speed is improved by utilizing a parallel loaded buffer register which receives parallel data from the high speed shift register and holds that data during the write operation, allowing the shift register to receive serial loaded data during the write operation for use in a subsequent write operation. In one embodiment, a verification is performed in parallel on all to-be-programmed cells in a column and the bit line current monitored. If all of the to-be-programmed cells have been properly programmed, the bit line current will be substantially zero. If bit line current is detected, another write operation is performed on all cells of the sector, and another verify operation is performed. This write/verify procedure is repeated until verification is successful, as detected or substantially zero, bit line current.
摘要翻译：新型存储单元利用源侧注入，允许非常小的编程电流。如果需要，对于任何给定的编程操作，被编程的单元被同时编程，而不需要不可接受的大的编程电流。在一个实施例中，存储器阵列被组织在扇区中，其中每个扇区由单个列或一组具有共同连接的控制门的列组成。在一个实施例中，代替行解码器来使用高速移位寄存器来对字线的数据进行串行移位，在其串行加载完成时扇区的每个字线的所有数据都包含在移位寄存器中。在一个实施例中，通过利用并行加载的缓冲寄存器来提高速度，所述缓冲寄存器从高速移位寄存器接收并行数据，并且在写入操作期间保持该数据，从而允许移位寄存器在写操作期间接收串行加载的数据，以用于后续写操作。在一个实施例中，在列中的所有要编程的单元并行地执行验证，并监视位线电流。如果所有待编程的单元都已被正确编程，则位线电流将基本为零。如果检测到位线电流，则对扇区的所有单元执行另一写操作，并且执行另一验证操作。重复此写/验证过程，直到验证成功，如检测到或基本为零，位线电流。

48. 发明授权

US07071060B1 EEPROM with split gate source side infection with sidewall spacers 失效
标题翻译：具有裂缝栅源的EEPROM与侧壁间隔件的感染
公开(公告)号：US07071060B1
公开(公告)日：2006-07-04
申请号：US09386170
申请日：1999-08-31
申请人： Daniel C. Guterman , Gheorghe Samachisa , Yupin Kawing Fong , Eliyahou Harari
发明人： Daniel C. Guterman , Gheorghe Samachisa , Yupin Kawing Fong , Eliyahou Harari
IPC分类号： H01L21/336
CPC分类号： H01L27/11521 , G11C16/0425 , G11C16/0458 , G11C16/0491 , H01L27/115 , H01L29/7881
摘要： Novel memory cells utilize source-side injection, allowing very small programming currents. If desired, to-be-programmed cells are programmed simultaneously while not requiring an unacceptably large programming current for any given programming operation. In one embodiment, memory arrays are organized in sectors with each sector being formed of a single column or a group of columns having their control gates connected in common. In one embodiment, a high speed shift register is used in place of a row decoder to serially shift in data for the word lines, with all data for each word line of a sector being contained in the shift register on completion of its serial loading. In one embodiment, speed is improved by utilizing a parallel loaded buffer register which receives parallel data from the high speed shift register and holds that data during the write operation, allowing the shift register to receive serial loaded data during the write operation for use in a subsequent write operation. In one embodiment, a verification is performed in parallel on all to-be-programmed cells in a column and the bit line current monitored. If all of the to-be-programmed cells have been properly programmed, the bit line current will be substantially zero. If bit line current is detected, another write operation is performed on all cells of the sector, and another verify operation is performed. This write/verify procedure is repeated until verification is successful, as detected or substantially zero, bit line current.
摘要翻译：新型存储单元利用源侧注入，允许非常小的编程电流。如果需要，对于任何给定的编程操作，被编程的单元被同时编程，而不需要不可接受的大的编程电流。在一个实施例中，存储器阵列被组织在扇区中，其中每个扇区由单个列或一组具有共同连接的控制门的列组成。在一个实施例中，代替行解码器来使用高速移位寄存器来对字线的数据进行串行移位，在其串行加载完成时扇区的每个字线的所有数据都包含在移位寄存器中。在一个实施例中，通过利用并行加载的缓冲寄存器来提高速度，所述缓冲寄存器从高速移位寄存器接收并行数据，并且在写入操作期间保持该数据，从而允许移位寄存器在写操作期间接收串行加载的数据，以用于后续写操作。在一个实施例中，在列中的所有要编程的单元并行地执行验证，并监视位线电流。如果所有待编程的单元都已被正确编程，则位线电流将基本为零。如果检测到位线电流，则对扇区的所有单元执行另一写操作，并且执行另一验证操作。重复此写/验证过程，直到验证成功，如检测到或基本为零，位线电流。

49. 发明授权

US06893268B1 Removable mother/daughter peripheral card 失效
公开(公告)号：US06893268B1
公开(公告)日：2005-05-17
申请号：US10841370
申请日：2004-05-06
申请人： Eliyahou Harari , Daniel C. Guterman , Robert F. Wallace
发明人： Eliyahou Harari , Daniel C. Guterman , Robert F. Wallace
IPC分类号： G06F3/00 , G06F12/00 , G06F13/40 , H05K5/02 , H01R29/00 , G06F1/16 , G06F13/12
CPC分类号： G06F13/4068 , G06K19/07741 , H05K5/0265 , H05K5/0282
摘要： A peripheral card having a Personal Computer (“PC”) card form factor and removably coupled externally to a host system is further partitioned into a mother card portion and a daughter card portion. The daughter card is removably coupled to the mother card. In the preferred embodiment, a low cost flash “floppy” is accomplished with the daughter card containing only flash EEPROM chips and being controlled by a memory controller residing on the mother card. Other aspects of the invention includes a comprehensive controller on the mother card able to control a predefined set of peripherals on daughter cards connectable to the mother card; relocation of some host resident hardware to the mother card to allow for a minimal host system; a mother card that can accommodate multiple daughter cards; daughter cards that also operates directly with hosts having embedded controllers; daughter cards carrying encoded data and information for decoding it; and daughter cards with security features.

50. 发明授权

US5847996A Eeprom with split gate source side injection 失效
标题翻译： Eeprom采用分闸门源注入
公开(公告)号：US5847996A
公开(公告)日：1998-12-08
申请号：US639128
申请日：1996-04-26
申请人： Daniel C. Guterman , Gheorghe Samachisa , Yupin Kawing Fong , Eliyahou Harari
发明人： Daniel C. Guterman , Gheorghe Samachisa , Yupin Kawing Fong , Eliyahou Harari
IPC分类号： G11C17/00 , G11C11/56 , G11C16/02 , G11C16/04 , H01L21/8247 , H01L27/115 , H01L29/423 , H01L29/788 , H01L29/792
CPC分类号： G11C11/5621 , G11C11/5628 , G11C11/5635 , G11C11/5642 , H01L27/115 , H01L29/42324 , H01L29/42328 , H01L29/7885 , G11C2211/5634
摘要： Novel memory cells utilize source-side injection, allowing very small programming currents. If desired, to-be-programmed cells are programmed simultaneously while not requiring an unacceptably large programming current for any given programming operation. In one embodiment, memory arrays are organized in sectors with each sector being formed of a single column or a group of columns having their control gates connected in common. In one embodiment, a high speed shift register is used in place of a row decoder to serially shift in data for the word lines, with all data for each word line of a sector being contained in the shift register on completion of its serial loading. In one embodiment, speed is improved by utilizing a parallel loaded buffer register which receives parallel data from the high speed shift register and holds that data during the write operation, allowing the shift register to receive serial loaded data during the write operation for use in a subsequent write operation. In one embodiment, a verification is performed in parallel on all to-be-programmed cells in a column and the bit line current monitored. If all of the to-be-programmed cells have been properly programmed, the bit line current will be substantially zero. If bit line current is detected, another write operation is performed on all cells of the sector, and another verify operation is performed. This write/verify procedure is repeated until verification is successful, as detected or substantially zero, bit line current.
摘要翻译：新型存储单元利用源侧注入，允许非常小的编程电流。如果需要，对于任何给定的编程操作，被编程的单元被同时编程，而不需要不可接受的大的编程电流。在一个实施例中，存储器阵列被组织在扇区中，其中每个扇区由单个列或一组具有共同连接的控制门的列组成。在一个实施例中，代替行解码器来使用高速移位寄存器来对字线的数据进行串行移位，在其串行加载完成时扇区的每个字线的所有数据都包含在移位寄存器中。在一个实施例中，通过利用并行加载的缓冲寄存器来提高速度，所述缓冲寄存器从高速移位寄存器接收并行数据，并且在写入操作期间保持该数据，从而允许移位寄存器在写操作期间接收串行加载的数据，以用于后续写操作。在一个实施例中，在列中的所有要编程的单元并行地执行验证，并监视位线电流。如果所有待编程的单元都已被正确编程，则位线电流将基本为零。如果检测到位线电流，则对扇区的所有单元执行另一写操作，并且执行另一验证操作。重复此写/验证过程，直到验证成功，如检测到或基本为零，位线电流。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式