专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

31. 发明授权

US07937385B2 Obtaining a plan for executing a query in a relational database 失效
标题翻译：获取在关系数据库中执行查询的计划
公开(公告)号：US07937385B2
公开(公告)日：2011-05-03
申请号：US12114913
申请日：2008-05-05
申请人： Robert J. Bestgen , Wei Hu , Shantan Kethireddy , Andrew P. Passe , Ulrich Thiemann
发明人： Robert J. Bestgen , Wei Hu , Shantan Kethireddy , Andrew P. Passe , Ulrich Thiemann
IPC分类号： G06F17/30
CPC分类号： G06F17/3048 , G06F17/30463
摘要： A plan for executing a query in a relational database is obtained. A query for accessing data in the relational database is received. The query specifies N tables in the relational database from which data is to be retrieved. A determination is made whether a syntax of the query matches a syntax of a plan in a plan cache for executing the query. Matches are identified between generic table formats of the N tables specified in the query to generic table formats of N tables specified in the plan responsive to the syntax of the query matching the syntax of a plan in the plan cache for executing the query. The plan for executing the query is obtained based on whether the syntax of the query matches the syntax of the plan and based on identified matches between the generic table formats of the N tables specified in the query to the generic table formats of the N tables specified in the plan.
摘要翻译：获得在关系数据库中执行查询的计划。接收到关系数据库中访问数据的查询。该查询指定要从中检索数据的关系数据库中的N个表。确定查询的语法是否符合用于执行查询的计划高速缓存中的计划的语法。在查询中指定的N个表的通用表格式之间的匹配在计划中指定的N个表的通用表格式中被标识，响应于查询的语法，该查询的语法与计划缓存中用于执行查询的计划的语法相匹配。执行查询的计划是基于查询的语法是否符合计划的语法，并且基于查询中指定的N个表的通用表格格式与指定的N个表的通用表格式之间的所确定的匹配来获得在计划中。

32. 发明授权

US07899771B2 Most probable explanation generation for a Bayesian Network 有权
标题翻译：贝叶斯网络的最可能的解释生成
公开(公告)号：US07899771B2
公开(公告)日：2011-03-01
申请号：US12023406
申请日：2008-01-31
申请人： Wei Hu
发明人： Wei Hu
IPC分类号： G06N5/00
CPC分类号： G06N7/005
摘要： Methods, systems, and apparatus are provided to generate a most probable explanation (MPE) for a Bayesian Network (BN). A first data structure is populated by iterating from the leaves of a junction tree (derived from the BN) to the root and retaining maximum potentials along the way. A second data structure records selective index locations that map into the first data structure. These selective locations correspond to selective maximum potentials housed within the first data structure. All the selective maximum potentials are resolved once a root maximum potential is known for a given problem. The selective maximum potentials form a MPE through the junction tree to reach the result.
摘要翻译：提供了方法，系统和装置来为贝叶斯网络（BN）产生最可能的解释（MPE）。第一个数据结构通过从连接树的叶子（从BN导出）到根并且沿着保留最大电位来迭代来填充。第二数据结构记录映射到第一数据结构的选择性索引位置。这些选择性位置对应于容纳在第一数据结构内的选择性最大电位。一旦给定问题已知根最大电位，所有选择性最大电位都被解析。选择性最大电位通过接合树形成MPE以达到结果。

33. 发明申请

US20100037033A1 Exploit nonspecific host intrusion prevention/detection methods and systems and smart filters therefor 有权
标题翻译：利用非特异性的主机入侵防御/检测方法和系统以及智能过滤器
公开(公告)号：US20100037033A1
公开(公告)日：2010-02-11
申请号：US12461274
申请日：2009-08-06
申请人： Vinay Karecha , Wei Hu
发明人： Vinay Karecha , Wei Hu
IPC分类号： G06F12/06
CPC分类号： G06F12/06 , G06F21/552 , G06F21/554 , G06F2221/2141 , H04L63/1416
摘要： Exploit nonspecific host intrusion prevention/detection methods, systems and smart filters are described. Portion of network traffic is captured and searched for a network traffic pattern, comprising: searching for a branch instruction transferring control to a first address in the memory; provided the first instruction is found, searching for a subroutine call instruction within a first predetermined interval in the memory starting from the first address and pointing to a second address in the memory; provided the second instruction is found, searching for a third instruction at a third address in the memory, located at a second predetermined interval from the second address; provided the third instruction is a fetch instruction, indicating the presence of the exploit; provided the third instruction is a branch instruction, transferring control to a fourth address in the memory, and provided a fetch instruction is located at the fourth address, indicating the presence of the exploit.
摘要翻译：描述了非特异性主机入侵防御/检测方法，系统和智能过滤器。网络流量的部分被捕获并搜索网络流量模式，包括：搜索分支指令将控制转移到存储器中的第一地址; 如果发现第一指令，则在第一预定间隔内从第一地址开始寻找子程序调用指令，并指向存储器中的第二地址; 如果发现第二条指令，则在存储器中的第三地址搜索位于距第二地址的第二预定间隔的第三条指令; 提供第三条指令是一条提取指令，指示该漏洞的存在; 只要第三条指令是分支指令，将控制转移到存储器中的第四地址，并且提供一个取指令位于第四地址处，指示存在利用。

34. 发明申请

US20090282272A1 Organizing Databases for Energy Efficiency 有权
标题翻译：组织能源效率数据库
公开(公告)号：US20090282272A1
公开(公告)日：2009-11-12
申请号：US12117047
申请日：2008-05-08
申请人： Robert J. Bestgen , Wei Hu , Shantan Kethireddy , Andrew P. Passe , Ulrich Thiemann
发明人： Robert J. Bestgen , Wei Hu , Shantan Kethireddy , Andrew P. Passe , Ulrich Thiemann
IPC分类号： G06F1/32
CPC分类号： G06F1/3203 , G06F1/206 , G06F17/30312 , Y02D10/16 , Y02D10/45
摘要： Embodiments of the invention provide techniques for optimizing database queries for energy efficiency. In general, a query optimizer is configured to compare energy requirements of query plans, and to select a query plan requiring minimal energy to execute. In one embodiment, the query optimizer may also compare time performance of the query plans, and may select a query plan by matching to a user preference for a relative priority between energy requirements and time performance.
摘要翻译：本发明的实施例提供了用于优化能量效率的数据库查询的技术。通常，查询优化器被配置为比较查询计划的能量需求，并选择需要最少能量执行的查询计划。在一个实施例中，查询优化器还可以比较查询计划的时间性能，并且可以通过与能量需求和时间性能之间的相对优先级的用户偏好匹配来选择查询计划。

35. 发明申请

US20090084646A1 BI-FOLD VALVE-TYPE MAGNETORHEOLOGICAL FLUID ENERGY ABSORBING DEVICE 有权
标题翻译：双折阀式磁流变流体能量吸收装置
公开(公告)号：US20090084646A1
公开(公告)日：2009-04-02
申请号：US11864107
申请日：2007-09-28
申请人： Alan L. Browne , John C. Ulicny , Chandra S. Namuduri , Nancy L. Johnson , Norman M. Wereley , Young Tai Choi , Wei Hu , Min Mao
发明人： Alan L. Browne , John C. Ulicny , Chandra S. Namuduri , Nancy L. Johnson , Norman M. Wereley , Young Tai Choi , Wei Hu , Min Mao
IPC分类号： F16F9/53
CPC分类号： F16F9/537
摘要： An energy absorbing device is provided that includes a damper assembly having inner and outer concentric tubes and a piston movable within the inner tube. The damper assembly is configured to form bi-fold valve-type cavities to operatively connect an inner chamber of the inner tube with an outer chamber formed between the inner and outer tubes. A magnetorheological fluid fills the chambers and the bi-fold valve-type cavities. The magnetorheological fluid preferably contains coated magnetic particles at about 10 to 60 percent by volume. Electrical coils adjacent the bi-fold valves are selectively energizable to such that the energy absorbing device provides a tunable damping force, preferably over the entire range of velocities of the piston, especially in automotive applications.
摘要翻译：提供了一种能量吸收装置，其包括具有内部和外部同心管的阻尼器组件和可在内部管内移动的活塞。阻尼器组件被构造成形成双重阀型腔，以将内管的内腔与形成在内管和外管之间的外室可操作地连接。磁流变流体填充腔室和双折阀型空腔。磁流变液优选含有约10至60体积％的涂覆磁性颗粒。邻近双重阀的电气线圈选择性地被激励，使得能量吸收装置优选地在活塞的整个速度范围内提供可调谐阻尼力，特别是在汽车应用中。

36. 发明申请

US20080281771A1 Data Partitioning and Critical Section Reduction for Bayesian Network Structure Learning 失效
标题翻译：贝叶斯网络结构学习的数据分割和关键部分削减
公开(公告)号：US20080281771A1
公开(公告)日：2008-11-13
申请号：US11665947
申请日：2004-12-31
申请人： Chunrong Lai , Wei Hu
发明人： Chunrong Lai , Wei Hu
IPC分类号： G06N7/02
CPC分类号： G06N7/005
摘要： In a parallel system, multiple threads operate in parallel to perform network structure learning. A global score cache is partitioned into multiple split score caches, which may in one embodiment include associating a score cache with a node of the structure to be learned. With a split score cache, the learning may be performed in split neighbor scoring loops, with the first loop operating on separate score cache partitions, and warming the score cache partitions for the second loop.
摘要翻译：在并行系统中，多个线程并行运行以执行网络结构学习。全局评分缓存被分割成多个分割分数高速缓存，在一个实施例中可以将分数缓存与要学习的结构的节点相关联。使用分割分数缓存，可以在分离的相邻评分循环中执行学习，其中第一循环在单独的分数缓存分区上操作，并且为第二循环加分数分数缓存分区。

37. 发明申请

US20080235411A1 Peripheral Interface, Receiving Apparatus and Data Communication Method Using the Same 审中-公开
标题翻译：外设接口，接收装置及数据通信方法
公开(公告)号：US20080235411A1
公开(公告)日：2008-09-25
申请号：US12025458
申请日：2008-02-04
申请人： Hui Zhang , Yunqing Deng , Ke Jiang , Wei Hu
发明人： Hui Zhang , Yunqing Deng , Ke Jiang , Wei Hu
IPC分类号： G06F13/28
CPC分类号： G06F13/4291 , G06F2213/0016
摘要： Peripheral interface(s), a receiving apparatus and a data communication method using the same are disclosed. According to an embodiment of the present invention, a peripheral interface comprises one or more pins for multiplexing at least two types of interfaces, wherein the pins transmit interface signals corresponding to an interface type and type-associated operating mode which are selected from those multiplexed by the pins. According to another embodiment, a receiving apparatus comprises: a peripheral interface for multiplexing at least two types of interfaces; a receiving module for receiving an instruction signal; a selecting module for selecting an interface type and type-associated operating mode which corresponds to an external device to be connected, based on the instruction signal; a controlling module for controlling the peripheral interface to communicate with the external device via at least one interface signal corresponding to the selected interface type and type-associated operating mode.
摘要翻译：公开了外围接口，接收装置和使用其的数据通信方法。根据本发明的实施例，外围接口包括用于复用至少两种类型的接口的一个或多个引脚，其中引脚传输对应于接口类型和类型相关操作模式的接口信号，所述接口类型和类型相关联的操作模式从由引脚。根据另一实施例，一种接收装置包括：外围接口，用于复用至少两种类型的接口; 用于接收指令信号的接收模块; 选择模块，用于基于指令信号选择对应于要连接的外部设备的接口类型和类型相关联的操作模式; 控制模块，用于通过与所选择的接口类型和类型相关联的操作模式相对应的至少一个接口信号来控制外围接口与外部设备通信。

38. 发明申请

US20080168427A1 Code Path Tracking 有权
标题翻译：代码路径跟踪
公开(公告)号：US20080168427A1
公开(公告)日：2008-07-10
申请号：US11621666
申请日：2007-01-10
申请人： Robert J. Bestgen , Robert D. Driesch , Wei Hu , Shantan Kethireddy , Edward J. Miller , Andrew P. Passe , Ulrich Thiemann
发明人： Robert J. Bestgen , Robert D. Driesch , Wei Hu , Shantan Kethireddy , Edward J. Miller , Andrew P. Passe , Ulrich Thiemann
IPC分类号： G06F9/44
CPC分类号： G06F11/3636 , G06F8/443 , G06F11/3476 , G06F11/3612 , G06F2201/865
摘要： Methods, systems, and products are provided for code path tracking. Embodiments include identifying an instrumented trace point in software code to be path tracked; identifying a function executed at the instrumented trace point in the software code; identifying parameters for the function executed at the instrumented trace point; and recording a description of the function, the parameters, and the result of the execution of the function using the parameters.
摘要翻译：提供方法，系统和产品用于代码路径跟踪。实施例包括识别要路径跟踪的软件代码中的仪表化跟踪点; 识别在软件代码中的仪表化跟踪点执行的功能; 识别在仪器化跟踪点执行的功能的参数; 并使用参数记录功能的描述，参数和执行功能的结果。

39. 发明申请

US20080150597A1 APPARATUS AND METHODS FOR CONTROLLING DELAY USING A DELAY UNIT AND A PHASE LOCKED LOOP 审中-公开
标题翻译：用于使用延迟单元和相位锁定环控制延迟的装置和方法
公开(公告)号：US20080150597A1
公开(公告)日：2008-06-26
申请号：US11962429
申请日：2007-12-21
申请人： Wei Hu , Phil-Jae Jeon
发明人： Wei Hu , Phil-Jae Jeon
IPC分类号： H03L7/06
CPC分类号： H03L7/0995 , H03L7/0805 , H03L7/081 , H03L7/0891
摘要： An apparatus for controlling a delay includes a phase locked loop and a delay unit. The phase locked loop generates an oscillation signal having a frequency substantially identical to that of a reference signal. The delay unit includes a delay cell block that outputs delayed signals by delaying the reference signal sequentially by a uniform delay interval. The delay unit controls the delay interval based on a frequency/phase difference between a first input signal and a second input signal of the phase locked loop, and outputs one of the delayed signals as a delayed reference signal. Related methods are also described.
摘要翻译：用于控制延迟的装置包括锁相环和延迟单元。锁相环产生具有与参考信号基本相同的频率的振荡信号。延迟单元包括延迟单元块，其通过以均匀延迟间隔顺序延迟参考信号来输出延迟信号。延迟单元基于第一输入信号和锁相环路的第二输入信号之间的频率/相位差来控制延迟间隔，并且将延迟信号之一作为延迟参考信号输出。还描述了相关方法。

40. 发明申请

US20070036257A1 Apparatus and method for clock data recovery with low lock frequency 失效
标题翻译：具有低锁定频率的时钟数据恢复的装置和方法
公开(公告)号：US20070036257A1
公开(公告)日：2007-02-15
申请号：US11488508
申请日：2006-07-18
申请人： Wei Hu
发明人： Wei Hu
IPC分类号： H03D3/24
CPC分类号： H03L7/091 , H03L7/0891 , H03L7/0995 , H04J3/047 , H04L7/033
摘要： For clock and data recovery (CDR), a clock processor generates sampling clock signals from original phase-shifted clock signals each having a frequency that ⅛ of a frequency of an input data signal. The sampling clock signals are used to sample the input data signal for generating error signals and reference signals that determine a voltage control signal that indicates a clock frequency of the original clock signals generated by a voltage controlled oscillator (VCO).
摘要翻译：对于时钟和数据恢复（CDR），时钟处理器从原始相移时钟信号产生每个具有输入数据信号频率的1/8频率的采样时钟信号。采样时钟信号用于采样输入数据信号，用于产生误差信号和参考信号，该参考信号确定指示由压控振荡器（VCO）产生的原始时钟信号的时钟频率的电压控制信号。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式