专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

31. 发明公开

EP1159736A1 DISTRIBUTED VOICE RECOGNITION SYSTEM 有权
标题翻译： SPLIT语音识别系统
公开(公告)号：EP1159736A1
公开(公告)日：2001-12-05
申请号：EP00914514.5
申请日：2000-02-04
申请人： QUALCOMM Incorporated
发明人： CHANG, Chienchung
IPC分类号： G10L15/26
CPC分类号： G10L15/30
摘要： A distributed voice recognition system includes a digital signal processor (DSP)(104), a nonvolatile storage medium (108), and a microprocessor (106). The DSP (104) is configured to extract parameters from digitized input speech samples and provide the extracted parameters to the microprocessor (106). The nonvolatile storage medium contains a database of speech templates. The microprocessor is configured to read the contents of the nonvolatile storage medium (108), compare the parameters with the contents, and select a speech template based upon the comparison. The nonvolatile storage medium may be a flash memory. The DSP (104) may be a vocoder. If the DSP (104) is a vocoder, the parameters may be diagnostic data generated by the vocoder. The distributed voice recognition system may reside on an application specific integrated circuit (ASIC).

32. 发明授权

EP0695454B1 VOCODER ASIC 失效
标题翻译：声码器ASIC
公开(公告)号：EP0695454B1
公开(公告)日：1998-10-21
申请号：EP95910296.3
申请日：1995-02-13
申请人： QUALCOMM INCORPORATED
发明人： MCDONOUGH, John, G. , CHANG, Chienchung , SINGH, Randeep , SAKAMAKI, Charles, E. , TSAI, Ming-Chang , KANTAK, Prashant
IPC分类号： G10L9/14 , G10L9/18
CPC分类号： G06F5/01 , G10L19/07 , G10L19/16 , G10L2019/0011 , G10L2019/0013
摘要： A method and apparatus for implementing a vocoder in an application specific integrated circuit (ASIC) is disclosed. The apparatus contains a DSP core (4) that performs computations in accordance with a reduced instruction set (RISC) architecture. The circuit further comprises a specifically designed slave processor to the DSP core (4) referred to as the minimization processor (6). The feature of the invention is a specifically designed block normalization circuitry.

33. 发明授权

EP1374223B1 VOICE RECOGNITION SYSTEM USING IMPLICIT SPEAKER ADAPTATION 有权
标题翻译：语音识别系统使用隐含的说话人自适应
公开(公告)号：EP1374223B1
公开(公告)日：2007-09-05
申请号：EP02725288.1
申请日：2002-03-22
申请人： QUALCOMM INCORPORATED
发明人： MALAYATH, Narendranath , DEJACO, Andrew, P. , CHANG, Chienchung , JALIL, Suhail , BI, Ning , GARUDADRI, Harinath
IPC分类号： G10L15/06 , G10L15/14 , G10L15/12
CPC分类号： G10L15/142 , G10L15/07 , G10L15/10 , G10L15/12 , G10L15/144 , G10L15/32
摘要： A voice recognition (VR) system is disclosed that utilizes a combination of speaker independent (SI) (230 and 232) and speaker dependent (SD) (234) acoustic models. At least one SI acoustic model (230 and 232) is used in combination with at least one SD acoustic model (234) to provide a level of speech recognition performance that at least equals that of a purely SI acoustic model. The disclosed hybrid SI/SD VR system continually uses unsupervised training to update the acoustic templates in the one ore more SD acoustic models (234). The hybrid VR system then uses the updated SD acoustic models (234) in combination with the at least one SI acoustic model (230 and 232) to provide improved VR performance during VR testing.

34. 发明授权

EP1151545B1 Communication protocol between a communication device and an external accessory 有权
标题翻译：一个Kommunikatinsinrichtung和外部附件之间的通信协议
公开(公告)号：EP1151545B1
公开(公告)日：2007-04-25
申请号：EP00907156.4
申请日：2000-02-04
申请人： QUALCOMM INCORPORATED
发明人： CHANG, Chienchung , LEE, Way-Shing , OPALSKY, Robert , PAN, George , CHINNASWAMI, Karthick , HUANG, Hanchi, David , DEN BESTE, Steven, C.
IPC分类号： H04B1/38 , H04Q7/32 , H04M1/60
CPC分类号： H04M1/6075 , H04L7/0008 , H04L7/046 , H04L12/6418 , H04M1/271 , H04M1/72527 , H04M2250/74
摘要： A method and apparatus for communicating both voice and control data between a communication device (such as a cellular phone) (100) and an external accessory (such as a hands-free kit) (102) over a data bus (101). The method includes formatting a sequence of bits into a repeating sequence of first time slots and second time slots, transmitting the voice data in the first time slot, and transmitting the control data in the second time slot. Notably, a first bit of each of the second time slots comprises a clock bit that alternates between a high value and a low value (e.g. a "1" or a "0") as between consecutive second time slots.

35. 发明授权

EP1159738B1 SPEECH SYNTHESIZER BASED ON VARIABLE RATE SPEECH CODING 有权
标题翻译：基于语音的语音合成器，具有可变位速率
公开(公告)号：EP1159738B1
公开(公告)日：2006-04-05
申请号：EP00914511.1
申请日：2000-02-04
申请人： QUALCOMM INCORPORATED
发明人： CHANG, Chienchung
IPC分类号： G10L19/00
CPC分类号： G10L13/00 , G10L19/00 , H04J13/00
摘要： An apparatus and method for speech synthesis based on variable rate vocoding is presented. An input speech signal is encoded by a variable rate vocoder (202), and the parameters of the speech signal are stored in memory. To synthesize speech, a variable rate decoder (208) decodes the parameters to produce speech samples. A codec (210) converts the speech samples from a digital signal to an analog signal, which is broadcast through a speaker (212).

36. 发明公开

EP1514425A2 VIDEO ENCODING WITH FAST MOTION ESTIMATION 审中-公开
标题翻译：更快的运动估计视频编码器
公开(公告)号：EP1514425A2
公开(公告)日：2005-03-16
申请号：EP03737192.9
申请日：2003-06-18
申请人： QUALCOMM Incorporated
发明人： LAI, King-Chung , SIH, Gilbert Christopher , CHANG, Chienchung , MAURO, II, Anthony Patrick
IPC分类号： H04N7/26 , H04N7/50
CPC分类号： H04N19/43 , H04N19/51 , H04N19/61
摘要： This disclosure describes video encoding techniques capable of reducing the number of processing cycles and memory transfers necessary to encode a video sequence. In this manner, the disclosed video encoding techniques may increase video encoding speed and reduce power consumption. In general, the video encoding techniques make use of a candidate memory that stores video blocks in columns corresponding to a search space for a motion estimation routine. A memory control unit addresses the candidate memory to retrieve multiple pixels in parallel for simultaneous comparison to pixels in a video block to be encoded, e.g., using Sum of Absolute Difference (SAD) or Sum of Squared Difference (SSD) techniques. A difference processor performs the parallel calculations. In addition, for subsequent video blocks to be encoded, the candidate memory can be incrementally updated by loading a new column of video blocks, rather than reloading the entire search space.

37. 发明授权

EP0736211B1 DISTRIBUTED VOICE RECOGNITION SYSTEM 失效
标题翻译： SPLIT语音识别系统
公开(公告)号：EP0736211B1
公开(公告)日：2004-03-03
申请号：EP95904956.0
申请日：1994-12-20
申请人： QUALCOMM INCORPORATED
发明人： JACOBS, Paul, E. , CHANG, Chienchung
IPC分类号： G10L15/02 , G10L15/26
CPC分类号： G10L15/30 , G10L15/02 , G10L19/00
摘要： A voice recognition system having a feature extraction apparatus (22) is located in a remote station (40). The feature extraction apparatus (22) extracts features from an input speech frame and then provides the extracted features to a central processing station (42). In the central processing station (42), the features are provided to a word decoder (48) which determines the syntax of the input speech frame.

38. 发明公开

EP1159738A1 SPEECH SYNTHESIZER BASED ON VARIABLE RATE SPEECH CODING 有权
标题翻译：基于语音的语音合成器，具有可变位速率
公开(公告)号：EP1159738A1
公开(公告)日：2001-12-05
申请号：EP00914511.1
申请日：2000-02-04
申请人： QUALCOMM Incorporated
发明人： CHANG, Chienchung
IPC分类号： G10L19/00
CPC分类号： G10L13/00 , G10L19/00 , H04J13/00
摘要： An apparatus and method for speech synthesis based on variable rate vocoding is presented. An input speech signal is encoded by a variable rate vocoder (202), and the parameters of the speech signal are stored in memory. To synthesize speech, a variable rate decoder (208) decodes the parameters to produce speech samples. A codec (210) converts the speech samples from a digital signal to an analog signal, which is broadcast through a speaker (212).

39. 发明公开

EP1159735A1 VOICE RECOGNITION REJECTION SCHEME 有权
标题翻译：舍弃处理过程在语音识别
公开(公告)号：EP1159735A1
公开(公告)日：2001-12-05
申请号：EP00914513.7
申请日：2000-02-04
申请人： QUALCOMM Incorporated
发明人： BI, Ning , CHANG, Chienchung , GARUDADRI, Harinath , DEJACO, Andrew, P.
IPC分类号： G10L15/10 , G10L15/22
CPC分类号： G10L15/10 , G10L15/22
摘要： A voice recognition rejection scheme for capturing an utterance includes the steps accepting the utterance, applying an N-best algorithm to the utterance, or rejecting the utterance. The utterance is accepted if a first predefined relationship exists between one or more closest comparison results for the utterance with respect to a stored word and one or more differences between the one or more closest comparison results and one or more other comparison results between the utterance and one or more other stored words. An N-best algorithm is applied to the utterance if a second predefined relationship exists between the one or more closest comparison results and the one or more differences between the one or more closest comparison results and the one or more other comparison results. The utterance is rejected if a third predefined relationship exists between the one or more closest comparison results and the one or more differences between the one or more closest comparison results and the one or more other comparison results. One of the one or more other comparison results may advantageously be a next-closest comparison result for the utterance and another store word. The first, second, and an third predefined relationship may advantageously be linear relationships.

40. 发明公开

EP0695454A1 VOCODER ASIC 失效
公开(公告)号：EP0695454A1
公开(公告)日：1996-02-07
申请号：EP95910296.0
申请日：1995-02-13
申请人： QUALCOMM INCORPORATED
发明人： MCDONOUGH, John, G. , CHANG, Chienchung , SINGH, Randeep , SAKAMAKI, Charles, E. , TSAI, Ming-Chang , KANTAK, Prashant
IPC分类号： G10L19 , G06F5 , H03M7
CPC分类号： G06F5/01 , G10L19/07 , G10L19/16 , G10L2019/0011 , G10L2019/0013
摘要： A method and apparatus for implementing a vocoder in an application specific integrated circuit (ASIC) is disclosed. The apparatus contains a DSP core (4) that performs computations in accordance with a reduced instruction set (RISC) architecture. The circuit further comprises a specifically designed slave processor to the DSP core (4) referred to as the minimization processor (6). The feature of the invention is a specifically designed block normalization circuitry.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式