会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 32. 发明授权
    • Diversity receiver
    • 分集接收机
    • US4403343A
    • 1983-09-06
    • US306565
    • 1981-09-28
    • Masanori Hamada
    • Masanori Hamada
    • H04B7/08H04B1/16
    • H04B7/082
    • A diversity receiver which comprises two pairs of antennas and tuners and a comparator for comparing two signals obtained from said two tuners so that one of the tuners is selected in response to the result obtained in the comparator includes an antenna switching circuit and an operating antenna indicating circuit which are connected to the comparator so that the antenna associated with the selected tuner by the operation of the antenna switching circuit is indicated in the operating antenna indicating circuit.
    • 一种分集接收机,包括两对天线和调谐器,以及比较器,用于比较从所述两个调谐器获得的两个信号,使得响应于在比较器中获得的结果选择一个调谐器包括天线切换电路和操作天线,其指示 电路,其连接到比较器,使得通过天线切换电路的操作与所选择的调谐器相关联的天线在操作天线指示电路中指示。
    • 36. 发明授权
    • Video signal processor
    • 视频信号处理器
    • US06462726B1
    • 2002-10-08
    • US09622287
    • 2000-08-15
    • Masanori HamadaHiroshi Masuda
    • Masanori HamadaHiroshi Masuda
    • G09G338
    • G09G5/008H03L7/06H03M1/1255H04N5/126H04N5/14H04N5/66
    • A phase control circuit sets the phase of a sampling clock signal for A/D conversion of a video signal in order. A binarizing circuit binarizes an analog video signal. A first counter circuit counts the changes of the output signal of the binarizing circuit. An A/D converting circuit digitizes the input signal. A second counter circuit counts the changes of the most significant bit of the A/D converting circuit. A subtracting circuit subtracts one from the other of the output signals of the two counter circuits. By changing the phase of the sampling clock signal of the A/D conversion in order within one period, the subtraction results are found, and this process is repeated for one or more periods. Thus the phase of the optimum sampling clock is set according to the subtraction results.
    • 相位控制电路依次设置用于视频信号的A / D转换的采样时钟信号的相位。 二值化电路将模拟视频信号二值化。 第一计数器电路对二值化电路的输出信号的变化进行计数。 A / D转换电路对输入信号进行数字化。 第二计数器电路对A ​​/ D转换电路的最高有效位的变化进行计数。 减法电路从两个计数器电路的另一个输出信号中减去一个。 通过在一个周期内按顺序改变A / D转换的采样时钟信号的相位,找到减法结果,并重复该过程一个或多个周期。 因此,根据减法结果设置最佳采样时钟的相位。
    • 38. 发明授权
    • Contour restoration apparatus
    • 轮廓修复装置
    • US5668606A
    • 1997-09-16
    • US616283
    • 1996-03-15
    • Takuji OkamotoMasanori HamadaKenta SokawaKazuya UyedaHideaki Yamauchi
    • Takuji OkamotoMasanori HamadaKenta SokawaKazuya UyedaHideaki Yamauchi
    • H04N5/14H04N5/208
    • H04N5/142
    • A contour restoration apparatus has a plurality of delay circuits connected in series. Maximum and minimum value detection circuits detect maximum and minimum values among an input video signal and output signals of the delay circuits. A mean value circuit is used to calculate a mean value of the of the maximum and minimum values. The mean value is subtracted from a delayed signal having a delay time of one-half of a delay time obtained from all the delay circuits. An adder is used to add the result of the subtraction to the delayed signal. A non-linear processing circuit processes the output of said adder and the maximum and minimum values. The non-linear circuit outputs the output signal of the adder, if the output signal of said adder is between the maximum value and the minimum value. A contour extraction circuit multiplies a signal located centrally among the input video signal, the output signals and the signals located before and after the input signal with a predetermined coefficient. An adder adds the multiplied signals. Another adder adds the result of multiplied signal and the centrally located signal. A contour amplitude circuit detects a difference between the maximum and minimum values and outputs a coefficient determined according to the difference detected. A mixer mixes the output of the non-linear processing circuit and the output of the another adder.
    • 轮廓恢复装置具有串联连接的多个延迟电路。 最大值和最小值检测电路检测输入视频信号和延迟电路的输出信号之间的最大值和最小值。 平均值电路用于计算最大值和最小值的平均值。 从具有从所有延迟电路获得的延迟时间的二分之一的延迟时间的延迟信号中减去平均值。 加法器用于将减法的结果加到延迟信号上。 非线性处理电路处理所述加法器的输出和最大值和最小值。 如果所述加法器的输出信号在最大值和最小值之间,则非线性电路输出加法器的输出信号。 轮廓提取电路将位于输入视频信号之间的中心的信号,输出信号和位于输入信号之前和之后的信号以预定系数相乘。 加法器加上相乘的信号。 另一个加法器将乘法信号的结果和位于中心的信号相加。 轮廓振幅电路检测最大值和最小值之间的差异,并输出根据检测到的差异确定的系数。 混频器混合非线性处理电路的输出和另一加法器的输出。