专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

31. 发明授权

US6104324A Coding/decoding method for reproducing data in high density and reproducing data, and apparatus therefor 失效
标题翻译：用于以高密度再现数据和再现数据的编码/解码方法及其装置
公开(公告)号：US6104324A
公开(公告)日：2000-08-15
申请号：US959928
申请日：1997-10-29
申请人： Jin-sook Kim
发明人： Jin-sook Kim
IPC分类号： G11B20/14 , G11B20/10 , G11C11/22 , G11C11/56 , H01L21/8246 , H01L21/8247 , H01L27/10 , H01L27/105 , H01L29/788 , H01L29/792 , H03M7/14 , H03M13/31 , H03M13/41 , H03M5/00
CPC分类号： H03M13/6343 , G11C11/56 , G11C11/565 , G11C11/5657 , H03M13/31 , H03M13/41 , G11C7/1006
摘要： A coding/decoding method for high density data recording/reproduction, and an encoder/decoder. In the coding method for encoding an 8-bit binary data symbol X.sub.k (k=1, 2, 3, . . . , 8), received from a storage device or a communications channel, into a 9-bit codeword Y.sub.l (l=1, 2, 3, . . . , 9), the number of a maximum transition run (MTR) is limited to a predetermined number, and the number of zero run lengths of the codeword whose MTR is limited is then limited to a predetermined number. Then, a pattern providing a bad effect on detection of a signal is removed from the codeword whose zero run length is limited. In the rate 8/9 modulation code having an MTR of 3, the code rate is high, and the path of the Viterbi detector is reduced as in the rate 2/3 RLL(1,7) code having an MTR of 2, thereby decreasing the delay and complexity of the detector. Also, in order to control the timing and gain control, the k constraint is to 7 such that the signal is easily detected while maintaining self-clocking characteristics of the signal.
摘要翻译：用于高密度数据记录/再现的编码/解码方法，以及编码器/解码器。在从存储设备或通信信道接收的8位二进制数据符号X k（k = 1,2,3，...，8）的编码方法中，编码为9位码字Y1（l = 1，2，3，...，9），将最大转变行程（MTR）的数量限制为预定数量，然后限制MTR被限制的码字的零游程长度的数量被限制为预定的数。然后，从零行程长度被限制的码字中去除对信号检测提供不良影响的模式。在MTR为3的速率8/9调制码中，码率高，维特比检测器的路径如地址为2的速率2/3 RLL（1,7）码减少，从而降低检测器的延迟和复杂性。此外，为了控制定时和增益控制，k约束为7，使得在保持信号的自时钟特性的同时容易地检测信号。

32. 发明授权

US6002730A Method for detecting data and device therefor of data storing unit 失效
标题翻译：数据存储单元检测数据及其装置的方法
公开(公告)号：US6002730A
公开(公告)日：1999-12-14
申请号：US744458
申请日：1996-11-07
申请人： Jin-sook Kim , Yung-soo Kim , Sung-jin Kim
发明人： Jin-sook Kim , Yung-soo Kim , Sung-jin Kim
IPC分类号： G06F3/05 , G11B20/10 , G11B20/14 , H03L7/085 , H04L7/02 , H04L7/033 , H04L25/36
CPC分类号： H04L7/0062 , G11B20/10009 , G11B20/1403 , H03L7/085 , H04L7/0334
摘要： A method and device for detecting data of a data storing unit includes an analog/digital converter for outputting a symbol signal r.sub.k by sampling an analog signal r(t) with a sampling clock, an equalizer for outputting z.sub.k by equalizing the output r.sub.k of the analog/digital converter, a data detector for detecting symbol data a.sub.k from the equalized output z.sub.k, and a clock recovering portion for correcting frequency and phase of the sampling clock, the clock recovering portion performing the correction at an edge of a symbol data a.sub.k. Therefore, it is possible to reduce errors in detecting data and to effectively detect the data with a far better performance that conventional technology and to restore a sampling clock by limiting a sampling clock recovering process to operate only at the edge of the symbol data.
摘要翻译：用于检测数据存储单元的数据的方法和装置包括一个模拟/数字转换器，用于通过用采样时钟对模拟信号r（t）进行采样来输出符号信号rk，一个均衡器，用于通过均衡输出rk的输出rk 模拟/数字转换器，用于从均衡输出zk检测符号数据+ E，cir a + EE k的数据检测器和用于校正采样时钟的频率和相位的时钟恢复部分，时钟恢复部分执行在符号数据的边缘+ E，cir a + EE k。因此，可以减少检测数据中的错误，并且以传统技术的更好的性能有效地检测数据，并且通过限制采样时钟恢复处理仅在符号数据的边缘进行操作来恢复采样时钟。

33. 发明授权

US5933103A RLL code generation method for data storage device and recoding method therefor 失效
标题翻译：用于数据存储设备的RLL代码生成方法及其编码方法
公开(公告)号：US5933103A
公开(公告)日：1999-08-03
申请号：US962316
申请日：1997-10-31
申请人： Jin-sook Kim
发明人： Jin-sook Kim
IPC分类号： G11B5/02 , G11B20/10 , G11B20/14 , G11B20/18 , H03M7/00 , H03M7/14
CPC分类号： G11B20/10009 , G11B20/1426
摘要： A run length limited (RLL) code generation method for a data storage device is provided. In the RLL code generation method for generating a predetermined number of bit codewords, sequences of 16-bit data are received, and then sequences of 17-bit codewords are produced, wherein the sequences of 17-bit codewords has a first predetermined number of successive zeros as a maximum run length of zeros, and the sequences of 17-bit codewords include two subsequences each having a second predetermined number of successive zeros as a maximum run length of zeros. Thus, the RLL code generation method is helpful for an equalizer and provides a high recording density as well as a higher signal transmission rate compared to a rate 8/9(0,4/4) coding method.
摘要翻译：提供了一种用于数据存储装置的行程限制（RLL）码生成方法。在用于产生预定数量的位码字的RLL代码生成方法中，接收16位数据的序列，然后产生17位码字的序列，其中17位码字的序列具有第一预定数量的连续零作为零的最大游程长度，并且17位码字的序列包括两个子序列，每个子序列具有第二预定数量的连续零作为零的最大游程长度。因此，与速率8/9（0,4 / 4）编码方法相比，RLL码产生方法有助于均衡器并提供高记录密度以及更高的信号传输速率。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式