专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

21. 发明申请

US20120086504A1 NONLINEAR DISTORTION COMPENSATING RECEIVER AND NONLINEAR DISTORTION COMPENSATION METHOD 有权
标题翻译：非线性失真补偿接收器和非线性失真补偿方法
公开(公告)号：US20120086504A1
公开(公告)日：2012-04-12
申请号：US13378477
申请日：2010-07-05
申请人： Satoshi Tsukamoto , Noriaki Saito , Yoshito Shimizu , Tadashi Morita , Katsuaki Abe
发明人： Satoshi Tsukamoto , Noriaki Saito , Yoshito Shimizu , Tadashi Morita , Katsuaki Abe
IPC分类号： H04B1/10
CPC分类号： H04B1/109 , H04B1/0028 , H04B1/123 , H04L27/3863
摘要： Disclosed are a nonlinear distortion compensating receiver and nonlinear distortion compensation method, wherein nonlinear distortion is reduced with a simple circuit configuration. A correction (opposite characteristics) filter (104) has characteristics opposite that of the frequency characteristics of a direct sampling mixer (102) and corrects signals sampled by the direct sampling mixer (102). In the main path, a LPF (106) extracts a frequency band component of a desired signal from the corrected signal. In the replica path, a BPF (107) extracts the frequency band component of a blocker signal from the corrected signal. A cubing circuit (108) uses the frequency band component of the blocker signal to generate a replica signal for the nonlinear distortion. An adaptive filter (110) performs filter processing on the replica signal while updating the filter coefficients. A subtractor (111) subtracts the output signal of the adaptive filter (110) from the frequency band component of the extracted desired signal and outputs the subtraction result as the desired signal.
摘要翻译：公开了一种非线性失真补偿接收机和非线性失真补偿方法，其中通过简单的电路配置来减少非线性失真。校正（相反特性）滤波器（104）具有与直接采样混频器（102）的频率特性相反的特性，并且校正由直接采样混频器（102）采样的信号。在主路径中，LPF（106）从校正信号中提取期望信号的频带分量。在副本路径中，BPF（107）从修正信号中提取阻塞信号的频带分量。立方体电路（108）使用阻塞信号的频带分量来产生用于非线性失真的复制信号。自适应滤波器（110）在更新滤波器系数的同时对复制信号执行滤波处理。减法器（111）从所提取的期望信号的频带分量中减去自适应滤波器（110）的输出信号，并输出相减结果作为期望信号。

22. 发明授权

US08045938B2 Discrete filter, sampling mixer, and radio device 有权
标题翻译：离散滤波器，采样混频器和无线电设备
公开(公告)号：US08045938B2
公开(公告)日：2011-10-25
申请号：US12304011
申请日：2007-06-19
申请人： Yoshifumi Hosokawa , Noriaki Saito , Yoshito Shimizu , Katsuaki Abe
发明人： Yoshifumi Hosokawa , Noriaki Saito , Yoshito Shimizu , Katsuaki Abe
IPC分类号： H01Q11/12 , H03B1/00
CPC分类号： H03D7/00 , G11C27/024 , H03H15/00 , H03J2200/10
摘要： Provided is a discrete filter capable of increasing degree of freedom of design including a DC gain. A sampling mixer (100) includes: a control signal generation unit (104) which generates a control signal including an SO signal; a Ch (6) which successively integrates reception signals sampled by an LO signal frequency as discrete signals; a plurality of Cr (7, 8) which successively integrate discrete signals at a timing based on the control signal; Cb (15) which alternately integrates the discrete signals successively integrated by the respective Cr (7, 8); and a gain control capacitance unit (110) which has gain control capacitors (44, 45, 46) connected in parallel to the respective Cr (7, 8) and integrating the discrete signal and a reset switch (47) for resetting the discrete signal of the gain control capacitors (44, 45, 46) integrated in the past, upon connection between one end of Cr (7) and Cb (15).
摘要翻译：提供了能够增加包括DC增益的设计自由度的离散滤波器。采样混频器（100）包括：产生包括SO信号的控制信号的控制信号产生单元（104）将由LO信号频率采样的接收信号连续地合并为一个Ch（6）作为离散信号; 多个Cr（7,8），其基于控制信号在定时连续地整合离散信号; Cb（15），其交替地对由相应Cr（7,8）连续积分的离散信号进行积分; 以及增益控制电容单元（110），其具有与相应的Cr（7,8）并联连接并且对离散信号进行积分并具有用于复位离散信号的复位开关（47）的增益控制电容器（44,45,46）（7）和Cb（15）的一端之间连接的过去集成的增益控制电容器（44,45,46）。

23. 发明授权

US07816953B2 Frequency dividing circuit and multimode radio device using the same 有权
标题翻译：分频电路和使用其的多模无线电设备
公开(公告)号：US07816953B2
公开(公告)日：2010-10-19
申请号：US10596820
申请日：2005-03-02
申请人： Yoshifumi Hosokawa , Noriaki Saito , Michiaki Matsuo , Yoshito Shimizu
发明人： Yoshifumi Hosokawa , Noriaki Saito , Michiaki Matsuo , Yoshito Shimizu
IPC分类号： H03B19/00
CPC分类号： H04B1/0082 , H03D7/166
摘要： A frequency dividing section is made up of a frequency divider for dividing output of a local oscillator, a frequency divider for dividing output of an in-phase local oscillation signal of the frequency divider, and a dummy circuit connected to the output terminal of a quadrature local oscillation signal of the frequency divider. At the first frequency band operation time, output of the frequency divider is used for modulation and demodulation and at the second frequency band operation time, output of the frequency divider is used for modulation and demodulation. Although the frequency divider is shared between the first and second frequency bands, the dummy circuit is made the same circuit as an input amplifier of the frequency divider at the first frequency band operation time, so that the phase difference between the in-phase local oscillation signal and the quadrature local oscillation signal output by the frequency divider can be kept. Accordingly, the frequency dividers are shared and combined for lessening the circuit scale.
摘要翻译：分频部由用于分频本地振荡器的分频器，用于分频分频器的同相本地振荡信号的输出的分频器和连接到正交的输出端子的虚拟电路组成分频器的本地振荡信号。在第一频带操作时间，分频器的输出用于调制和解调，并且在第二频带操作时间，分频器的输出用于调制和解调。虽然在第一和第二频带之间共享分频器，但是在第一频带操作时间，虚设电路与分频器的输入放大器相同，使得同相局部振荡可以保持由分频器输出的信号和正交本地振荡信号。因此，分频器被共享并组合以减小电路规模。

24. 发明授权

US07477882B2 Reception apparatus and reception method 有权
标题翻译：接收方式和接收方式
公开(公告)号：US07477882B2
公开(公告)日：2009-01-13
申请号：US10581451
申请日：2004-11-30
申请人： Yoshito Shimizu , Takeaki Watanabe , Noriaki Saito
发明人： Yoshito Shimizu , Takeaki Watanabe , Noriaki Saito
IPC分类号： H04B1/06 , H04B7/00
CPC分类号： H04B1/30
摘要： A reception apparatus capable of calibrating a DC offset voltage fast and with high accuracy even in an environment in which interferer exist without causing noise characteristic degradation. In this apparatus, a digital signal processing section (108) controls the gain of a received signal at such a gain that predetermined reception quality is obtained. A time constant control circuit (110) controls the time constant and makes the amount of attenuation of the received signal of a low pass filter (106a) more moderate compared to the case where a DC offset voltage is not calibrated during DC offset voltage calibration. A voltage calibration circuit (111) calibrates the DC offset voltage generated in the received signal when controlling the gain. A second decoder (112) compares the gain during gain control with a threshold and instructs an operation control circuit (113) to set a high-frequency circuit (114) in a non-operating state when the gain during gain control is equal to or above the threshold and set the high-frequency circuit (114) in an operating state when the gain during gain control is less than the threshold.
摘要翻译：即使在不存在干扰源的环境中也不会引起噪声特性劣化的情况下，能够快速，高精度地校正DC偏移电压的接收装置。在该装置中，数字信号处理部（108）以获得预定接收质量的增益来控制接收信号的增益。时间常数控制电路（110）控制时间常数，并且使得低通滤波器（106a）的接收信号的衰减量与在DC偏移电压校准期间未校准DC偏移电压的情况相比更适中。电压校准电路（111）在控制增益时校准接收信号中产生的直流偏移电压。第二解码器（112）将增益控制期间的增益与阈值进行比较，并且当增益控制期间的增益等于或等于或者等于或者等于或等于（或）时，指令操作控制电路（113）将高频电路（114）设置为非操作状态高于阈值，并且当增益控制期间的增益小于阈值时，将高频电路（114）设置在操作状态。

25. 发明申请

US20080026706A1 Polar Modulating Circuit, Polar Coordinate Modulating Method, Integrated Circuit and Radio Transmission Device 有权
标题翻译：极坐标调制电路，极坐标调制方法，集成电路和无线电传输装置
公开(公告)号：US20080026706A1
公开(公告)日：2008-01-31
申请号：US11814181
申请日：2006-04-26
申请人： Yoshito Shimizu , Noriaki Saito
发明人： Yoshito Shimizu , Noriaki Saito
IPC分类号： H03C1/52
CPC分类号： H03C5/00 , H03C1/36 , H03C3/40 , H03F1/0222 , H03F1/3282
摘要： This invention intends to provide a polar modulating circuit, a polar modulating method, an integrated circuit and a radio transmission device capable of compensating for a delay difference between paths of a phase signal and an amplitude signal while suppressing an increase in the circuit scale in a polar modulating system. In a delay quantity determining unit 102, delay quantity information relative to the amplitude value of the amplitude signal or transmission level information S1, based on the step response characteristic of a power amplifying unit 105 are previously stored as table data. Thus, by executing delay adjustment using, as a reference signal, the amplitude signal or transmission level information S1, the delay difference between paths of a phase signal and an amplitude signal can be compensated for while suppressing an increase in the circuit scale.
摘要翻译：本发明旨在提供一种极坐标调制电路，极坐标调制方法，集成电路和无线电传输装置，能够补偿相位信号和振幅信号的路径之间的延迟差，同时抑制电路规模的增加极性调制系统。在延迟量确定单元102中，基于功率放大单元105的阶跃响应特性相对于幅度信号或发送电平信息S 1的振幅值的延迟量信息被预先存储为表数据。因此，通过使用振幅信号或发送电平信息S 1作为参考信号进行延迟调整，可以在抑制电路规模的增加的同时补偿相位信号的路径与幅度信号之间的延迟差。

26. 发明申请

US20120002768A1 DISTORTION-CORRECTING RECEIVER AND DISTORTION CORRECTION METHOD 审中-公开
标题翻译：失真校正接收器和失真校正方法
公开(公告)号：US20120002768A1
公开(公告)日：2012-01-05
申请号：US13256885
申请日：2010-03-05
申请人： Tadashi Morita , Yoshito Shimizu , Noriaki Saito
发明人： Tadashi Morita , Yoshito Shimizu , Noriaki Saito
IPC分类号： H03D1/04
CPC分类号： H04B1/30 , H04B1/123
摘要： Disclosed are a distortion-correcting receiver and a distortion correction method capable of precisely cancelling inter-modulation secondary distortion even when an input signal is markedly band-limited in a reception processing unit. In the distortion-correcting receiver (100), the reception processing unit (110) executes reception processing of the input signal and outputs a received signal. A replica signal generation unit (120) generates a replica signal of the inter-modulation distortion component of the input signal by use of the input signal. A correction signal generation unit (130) comprises a frequency property imparting unit (131) and a weighting unit (132), adjusts the frequency property and the gain of the replica signal, and generates a correction signal. A correction signal injection unit (140) adds the reverse-phase signal of the correction signal to the received signal to correct the received signal.
摘要翻译：公开了一种失真校正接收机和失真校正方法，即使在接收处理单元中输入信号被带限制时，也能够精确地消除互调二次失真。在失真校正接收机（100）中，接收处理单元（110）执行输入信号的接收处理并输出接收信号。复制信号生成单元（120）通过使用输入信号生成输入信号的互调失真分量的复制信号。校正信号生成单元（130）包括频率特性赋予单元（131）和加权单元（132），调整复制信号的频率特性和增益，并生成校正信号。校正信号注入单元（140）将校正信号的反相信号加到接收信号上以校正接收到的信号。

27. 发明申请

US20100248675A1 DISCRETE FILTER, SAMPLING MIXER, AND RADIO DEVICE 有权
标题翻译：离散滤波器，采样混频器和无线电设备
公开(公告)号：US20100248675A1
公开(公告)日：2010-09-30
申请号：US12304011
申请日：2007-06-19
申请人： Yoshifumi Hosokawa , Noriaki Saito , Yoshito Shimizu , Katsuaki Abe
发明人： Yoshifumi Hosokawa , Noriaki Saito , Yoshito Shimizu , Katsuaki Abe
IPC分类号： H04B1/16 , H03H7/00
CPC分类号： H03D7/00 , G11C27/024 , H03H15/00 , H03J2200/10
摘要： Provided is a discrete filter capable of increasing degree of freedom of design including a DC gain. A sampling mixer (100) includes: a control signal generation unit (104) which generates a control signal including an SO signal; a Ch (6) which successively integrates reception signals sampled by an LO signal frequency as discrete signals; a plurality of Cr (7, 8) which successively integrate discrete signals at a timing based on the control signal; Cb (15) which alternately integrates the discrete signals successively integrated by the respective Cr (7, 8); and a gain control capacitance unit (110) which has gain control capacitors (44, 45, 46) connected in parallel to the respective Cr (7, 8) and integrating the discrete signal and a reset switch (47) for resetting the discrete signal of the gain control capacitors (44, 45, 46) integrated in the past, upon connection between one end of Cr (7) and Cb (15).
摘要翻译：提供了能够增加包括DC增益的设计自由度的离散滤波器。采样混频器（100）包括：产生包括SO信号的控制信号的控制信号产生单元（104）将由LO信号频率采样的接收信号连续地合并为一个Ch（6）作为离散信号; 多个Cr（7,8），其基于控制信号在定时连续地整合离散信号; Cb（15），其交替地对由相应Cr（7,8）连续积分的离散信号进行积分; 以及增益控制电容单元（110），其具有并联连接到各个Cr（7,8）并且对离散信号进行积分并具有用于复位离散信号的复位开关（47）的增益控制电容器（44,45,46）（7）和Cb（15）的一端之间连接的过去集成的增益控制电容器（44,45,46）。

28. 发明授权

US07535310B2 Distortion compensation circuit 有权
标题翻译：失真补偿电路
公开(公告)号：US07535310B2
公开(公告)日：2009-05-19
申请号：US11569970
申请日：2005-06-27
申请人： Yoshito Shimizu , Noriaki Saito
发明人： Yoshito Shimizu , Noriaki Saito
IPC分类号： H03C3/00 , H03F1/32 , H03F3/24 , H04B1/04 , H04L27/20
CPC分类号： H04L27/367 , H03F1/3282
摘要： A distortion compensating circuit is provided in which, in the polar modulation system, while suppressing increase of compensation data and increase of the circuit scale, a modulated signal can be correctly expressed, or low-distortion characteristics of a power amplifier can be realized.Based on a steady characteristic compensating circuit 11 which stores an output signal amplitude and output phase characteristics with respect to a control voltage in a steady state, amplitude adjustment is executed on amplitude information r11(t) on which amplitude correction is performed, by a first amplitude information adjusting portion 13, whereby the output-response characteristics of an output signal amplitude of an amplifier with respect to a change of the control voltage can be improved.
摘要翻译：提供了一种失真补偿电路，其中在极坐标调制系统中，在抑制补偿数据的增加和电路规模的增加的同时，可以正确地表达调制信号，或者能够实现功率放大器的低失真特性。基于稳定特性补偿电路11，其以相对于稳定状态的控制电压存储输出信号振幅和输出相位特性，对其进行幅度校正的振幅信息r11（t）执行幅度调整，第一幅度信息调整部分13，从而可以提高放大器的输出信号幅度相对于控制电压变化的输出响应特性。

29. 发明申请

US20070109161A1 Reception apparatus and reception method 有权
标题翻译：接收方式和接收方式
公开(公告)号：US20070109161A1
公开(公告)日：2007-05-17
申请号：US10581451
申请日：2004-11-30
申请人： Yoshito Shimizu , Takeaki Watanabe , Noriaki Saito
发明人： Yoshito Shimizu , Takeaki Watanabe , Noriaki Saito
IPC分类号： H03M1/10
CPC分类号： H04B1/30
摘要： A reception apparatus capable of calibrating a DC offset voltage fast and with high accuracy even in an environment in which interferer exist without causing noise characteristic degradation. In this apparatus, a digital signal processing section (108) controls the gain of a received signal at such a gain that predetermined reception quality is obtained. A time constant control circuit (110) controls the time constant and makes the amount of attenuation of the received signal of a low pass filter (106a) more moderate compared to the case where a DC offset voltage is not calibrated during DC offset voltage calibration. A voltage calibration circuit (111) calibrates the DC offset voltage generated in the received signal when controlling the gain. A second decoder (112) compares the gain during gain control with a threshold and instructs an operation control circuit (113) to set a high-frequency circuit (114) in a non-operating state when the gain during gain control is equal to or above the threshold and set the high-frequency circuit (114) in an operating state when the gain during gain control is less than the threshold.
摘要翻译：即使在不存在干扰源的环境中也不会引起噪声特性劣化的情况下，能够快速，高精度地校正DC偏移电压的接收装置。在该装置中，数字信号处理部（108）以获得预定接收质量的增益来控制接收信号的增益。时间常数控制电路（110）控制时间常数，并且使得低通滤波器（106a）的接收信号的衰减量与在DC偏移电压校准期间未校准DC偏移电压的情况相比更适中。电压校准电路（111）在控制增益时校准接收信号中产生的直流偏移电压。第二解码器（112）将增益控制期间的增益与阈值进行比较，并指示运算控制电路（113）将高频电路（114）设置为非运行状态，当增益控制期间的增益等于或等于高于阈值，并且当增益控制期间的增益小于阈值时，将高频电路（114）设置在操作状态。

30. 发明授权

US08655297B2 Nonlinear distortion compensating receiver and nonlinear distortion compensation method 有权
标题翻译：非线性失真补偿接收机和非线性失真补偿方法
公开(公告)号：US08655297B2
公开(公告)日：2014-02-18
申请号：US13378477
申请日：2010-07-05
申请人： Satoshi Tsukamoto , Noriaki Saito , Yoshito Shimizu , Tadashi Morita , Katsuaki Abe
发明人： Satoshi Tsukamoto , Noriaki Saito , Yoshito Shimizu , Tadashi Morita , Katsuaki Abe
IPC分类号： H04B1/10
CPC分类号： H04B1/109 , H04B1/0028 , H04B1/123 , H04L27/3863
摘要： Disclosed are a nonlinear distortion compensating receiver and nonlinear distortion compensation method, wherein nonlinear distortion is reduced with a simple circuit configuration. A correction (opposite characteristics) filter (104) has characteristics opposite that of the frequency characteristics of a direct sampling mixer (102) and corrects signals sampled by the direct sampling mixer (102). In the main path, a LPF (106) extracts a frequency band component of a desired signal from the corrected signal. In the replica path, a BPF (107) extracts the frequency band component of a blocker signal from the corrected signal. A cubing circuit (108) uses the frequency band component of the blocker signal to generate a replica signal for the nonlinear distortion. An adaptive filter (110) performs filter processing on the replica signal while updating the filter coefficients. A subtractor (111) subtracts the output signal of the adaptive filter (110) from the frequency band component of the extracted desired signal and outputs the subtraction result as the desired signal.
摘要翻译：公开了一种非线性失真补偿接收机和非线性失真补偿方法，其中通过简单的电路配置来减少非线性失真。校正（相反特性）滤波器（104）具有与直接采样混频器（102）的频率特性相反的特性，并且校正由直接采样混频器（102）采样的信号。在主路径中，LPF（106）从校正信号中提取期望信号的频带分量。在副本路径中，BPF（107）从修正信号中提取阻塞信号的频带分量。立方体电路（108）使用阻塞信号的频带分量来产生用于非线性失真的复制信号。自适应滤波器（110）在更新滤波器系数的同时对复制信号执行滤波处理。减法器（111）从所提取的期望信号的频带分量中减去自适应滤波器（110）的输出信号，并输出相减结果作为期望信号。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式