专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

21. 发明授权

US08401835B2 Trigger ordering for trace streams when multiple triggers accumulate 有权
标题翻译：当多个触发器累积时，触发排序跟踪流
公开(公告)号：US08401835B2
公开(公告)日：2013-03-19
申请号：US10302083
申请日：2002-11-22
申请人： Manisha Agarwala , John M. Johnsen , Lewis Nardini
发明人： Manisha Agarwala , John M. Johnsen , Lewis Nardini
IPC分类号： G06F9/455 , G06F11/00
CPC分类号： G06F11/3636
摘要： In the case of tracing processor activity and generating data streams multiple triggers can be generated at the same time. The issue is further complicated in a protected pipeline where certain locations are considered as in illegal instruction boundary. During those cycles certain information is invalid and cannot be transmitted to the user. Thus a received trace trigger cannot begin. This invention resolves all ambiguities related to multiple triggers so that the user has a known predictable behavior based on the setup of the triggers.
摘要翻译：在跟踪处理器活动和生成数据流的情况下，可以同时生成多个触发器。这个问题在受保护的管道中进一步复杂化，其中某些位置被视为非法指令边界。在这些周期中，某些信息是无效的，不能发送给用户。因此，接收到的跟踪触发器不能开始。本发明解决了与多个触发相关的所有歧义，使得用户基于触发器的设置具有已知的可预测行为。

22. 发明授权

US07716034B2 Multi-port trace data handling 有权
标题翻译：多端口跟踪数据处理
公开(公告)号：US07716034B2
公开(公告)日：2010-05-11
申请号：US11467735
申请日：2006-08-28
申请人： Manisha Agarwala , Lewis Nardini , John M. Johnsen , Maria B. H. Gill , Jose L. Flores
发明人： Manisha Agarwala , Lewis Nardini , John M. Johnsen , Maria B. H. Gill , Jose L. Flores
IPC分类号： G06F9/455 , G06F17/50
CPC分类号： G06F11/3636 , G06F11/3656
摘要： A method of trace data compression receives trace data on a first port and a second port stores a prior data value. If trace data is received on only one port, then that trace data is transmitted as an indication of matching and non-matching sections between the current trace data and the stored data value and the non-matching sections of the current trace data on the one port. If trace data is received on both ports, then the first port trace data is transmitted relative to the prior stored value and the second port trace data is transmitted relative to the first port trace data. The stored prior data is reset to zero upon each initiation or termination of trace data on either port. The stored prior value is set to the second port value or the first port value if no second port value is received.
摘要翻译：跟踪数据压缩的方法在第一端口上接收跟踪数据，而第二端口存储先前的数据值。如果仅在一个端口上接收到跟踪数据，则该跟踪数据作为当前跟踪数据与存储的数据值之间的匹配和非匹配部分的指示以及当前跟踪数据的不匹配部分在一个端口上发送港口。如果在两个端口上都接收到跟踪数据，则相对于先前存储的值传输第一个端口跟踪数据，并且相对于第一个端口跟踪数据传输第二个端口跟踪数据。在任一端口上的跟踪数据的每次启动或终止时，存储的先前数据被重置为零。如果没有接收到第二个端口值，则将存储的先前值设置为第二个端口值或第一个端口值。

23. 发明授权

US07502727B2 Tracing user change of program counter during stop event 有权
标题翻译：在停止事件期间跟踪用户更改程序计数器
公开(公告)号：US07502727B2
公开(公告)日：2009-03-10
申请号：US10301886
申请日：2002-11-22
申请人： Manisha Agarwala , Lewis Nardini , Timothy D. Anderson
发明人： Manisha Agarwala , Lewis Nardini , Timothy D. Anderson
IPC分类号： G06F9/455
CPC分类号： G06F11/3636
摘要： This invention tracks emulation changes in the program counter of the central processing unit of a data processor during emulation halt. The sequence includes: pausing the central processing unit in response to an emulation halt; employing the emulator to change the program counter. In this case when the central processing unit resumes operation, there will be a discontinuity in the program counter. The trace data will show a change in the program counter address. This invention uses a unique exception signal similar to those used to mark interrupts to inform the user that this program counter discontinuity is due to an emulation change of the program counter during emulation halt.
摘要翻译：本发明在仿真停止期间跟踪数据处理器的中央处理单元的程序计数器中的仿真变化。该顺序包括：暂停中央处理单元以响应仿真停止; 使用仿真器更改程序计数器。在这种情况下，当中央处理单元恢复运行时，程序计数器将会有不连续性。跟踪数据将显示程序计数器地址的更改。本发明使用类似于用于标记中断的唯一异常信号，以通知用户该程序计数器不连续性是由于在仿真停止期间程序计数器的仿真改变。

24. 发明授权

US07318176B2 Tracing program counter addresses using native program counter format and instruction count format 有权
标题翻译：使用本地程序计数器格式和指令计数格式跟踪程序计数器地址
公开(公告)号：US07318176B2
公开(公告)日：2008-01-08
申请号：US11383337
申请日：2006-05-15
申请人： Manisha Agarwala , Bryan Thome , John M. Johnsen , Gary L. Swoboda , Lewis Nardini , Maria B. H. Gill
发明人： Manisha Agarwala , Bryan Thome , John M. Johnsen , Gary L. Swoboda , Lewis Nardini , Maria B. H. Gill
IPC分类号： G06F11/00
CPC分类号： G06F11/3636 , G06F11/3656
摘要： A method of tracing program counter activity in a data processor periodically transmits a program counter sync point including the current program counter address. Between sync points the program counter address is indicated by a program counter offset relative to the last program counter sync point. The program counter offset is sent as integral number of sections of a predetermined number of bits. Program counter sync points are transmitted often enough so that the program counter offset requires at most one less section than the program counter address.
摘要翻译：在数据处理器中跟踪程序计数器活动的方法周期性地发送包括当前程序计数器地址的程序计数器同步点。在同步点之间，程序计数器地址由相对于最后一个程序计数器同步点的程序计数器偏移指示。程序计数器偏移作为整数个预定位数的部分发送。程序计数器的同步点经常被传送到足够多的程序计数器偏移量至少比程序计数器地址少一个部分。

25. 发明授权

US07310749B2 Apparatus and method for trace stream identification of a processor debug halt signal 有权
标题翻译：用于跟踪流识别处理器调试停止信号的装置和方法
公开(公告)号：US07310749B2
公开(公告)日：2007-12-18
申请号：US10729214
申请日：2003-12-05
申请人： Gary L. Swoboda , Bryan Thome , Lewis Nardini , Manisha Agarwala
发明人： Gary L. Swoboda , Bryan Thome , Lewis Nardini , Manisha Agarwala
IPC分类号： G06F11/00
CPC分类号： G06F11/3636 , G06F11/3632
摘要： When a DEBUG HALT signal is generated in a target processor during a test procedure, a debug halt sync marker is generated in a program counter trace stream. The debug halt sync marker includes a plurality of packets, the packets identifying that the sync marker is the result of a DEBUG HALT signal. The packets also identify the program counter address at the time of the generation of the DEBUG HALT signal and relate the debug halt sync marker to a timing trace stream.
摘要翻译：当在测试过程中在目标处理器中产生DEBUG HALT信号时，在程序计数器跟踪流中产生一个调试停止同步标记。调试停止同步标记包括多个分组，分组标识同步标记是DEBUG HALT信号的结果。分组还在生成DEBUG HALT信号时识别程序计数器地址，并将调试停止同步标记与定时跟踪流相关联。

26. 发明授权

US07562170B2 Programmable extended compression mask for dynamic trace 有权
公开(公告)号：US07562170B2
公开(公告)日：2009-07-14
申请号：US11566762
申请日：2006-12-05
申请人： Lewis Nardini , Manisha Agarwala , John M. Johnsen
发明人： Lewis Nardini , Manisha Agarwala , John M. Johnsen
IPC分类号： G06F3/00 , G06F13/12 , G06F9/455 , G06R31/28
CPC分类号： G06F11/3636 , G06F11/3476
摘要： This invention provides trace address compression by comparing respective bytes of a current trace address with a stored comparison address. Only the least significant bytes of the current trace address that do not match the comparison address or are less significant than any section of the current trace address that does not match the comparison address are transmitted. This sometimes reduces the amount of data that needs to be transmitted. The comparison address is specified by a central processing unit via a memory mapped register write operation.

27. 发明申请

US20070255935A1 Tracing through reset 有权
公开(公告)号：US20070255935A1
公开(公告)日：2007-11-01
申请号：US11820546
申请日：2007-06-20
申请人： Manisha Agarwala , Lewis Nardini
发明人： Manisha Agarwala , Lewis Nardini
IPC分类号： G06F15/177
CPC分类号： G06F11/3636 , G06F11/3656
摘要： A method of tracing a data processor upon reset of the data processor. A data processor reset signal resets the data processor, part of trace collection hardware and does not reset remaining parts of trace collection hardware. The data processor reset signal may be not owned, owned by an application program or owned by a debugger. The partial not reset of the trace collection hardware occurs only upon a data processor reset signal owned by the debugger. A trace logic reset signal resets both the data processor and the trace collection hardware when not owned. This trace logic reset signal resets the data processor only when owned by the debugger and resets the trace collection hardware when owned by an application program.

28. 发明授权

US07254704B2 Tracing through reset 有权
标题翻译：跟踪通过重置
公开(公告)号：US07254704B2
公开(公告)日：2007-08-07
申请号：US11359158
申请日：2006-02-21
申请人： Manisha Agarwala , Lewis Nardini
发明人： Manisha Agarwala , Lewis Nardini
IPC分类号： G06F11/00
CPC分类号： G06F11/3636 , G06F11/3656
摘要： A method of tracing a data processor upon reset of the data processor. A data processor reset signal resets the data processor, part of trace collection hardware and does not reset remaining parts of trace collection hardware. The data processor reset signal may be not owned, owned by an application program or owned by a debugger. The partial not reset of the trace collection hardware occurs only upon a data processor reset signal owned by the debugger. A trace logic reset signal resets both the data processor and the trace collection hardware when not owned. This trace logic reset signal resets the data processor only when owned by the debugger and resets the trace collection hardware when owned by an application program.
摘要翻译：一种在数据处理器复位时跟踪数据处理器的方法。数据处理器复位信号复位数据处理器，跟踪收集硬件的一部分，不会复位跟踪收集硬件的剩余部分。数据处理器复位信号可以不是由应用程序所拥有或由调试器拥有的。跟踪收集硬件的部分不复位仅在调试器所拥有的数据处理器复位信号时发生。跟踪逻辑复位信号在不拥有时复位数据处理器和跟踪收集硬件。该跟踪逻辑复位信号仅在调试器拥有时复位数据处理器，并在应用程序拥有时重置跟踪收集硬件。

29. 发明授权

US07171497B2 Progressive extended compression mask for dynamic trace 有权
标题翻译：逐行扩展压缩掩码，用于动态跟踪
公开(公告)号：US07171497B2
公开(公告)日：2007-01-30
申请号：US10301969
申请日：2002-11-22
申请人： Lewis Nardini , Manisha Agarwala , John M. Johnsen
发明人： Lewis Nardini , Manisha Agarwala , John M. Johnsen
IPC分类号： G06F3/00 , G06F13/12 , G06F9/455 , G06R31/28
CPC分类号： G06F11/3636 , G06F11/3476
摘要： This invention provides trace address compression by comparing respective bytes of a current trace address with a stored prior trace address. Only the least significant bytes of the current trace address that do not match the stored prior trace address or are less significant than any section of the current trace address that does not match the stored prior trace address are transmitted. This sometimes reduces the amount of data that needs to be transmitted. The prior trace address may be updated with the current trace address if there is a complete mismatch.
摘要翻译：本发明通过将当前跟踪地址的各个字节与存储的先前跟踪地址进行比较来提供跟踪地址压缩。只有当前跟踪地址中与存储的先前跟踪地址不匹配或者比当前跟踪地址中与存储的先前跟踪地址不匹配的任何部分不太重要的最低有效字节被传送。这有时会减少需要传输的数据量。如果存在完全不匹配，则可以使用当前跟踪地址更新先前的跟踪地址。

30. 发明授权

US07162552B2 Programmable extended compression mask for dynamic trace 有权
标题翻译：可编程扩展压缩掩模，用于动态跟踪
公开(公告)号：US07162552B2
公开(公告)日：2007-01-09
申请号：US10302189
申请日：2002-11-22
申请人： Lewis Nardini , Manisha Agarwala , John M. Johnsen
发明人： Lewis Nardini , Manisha Agarwala , John M. Johnsen
IPC分类号： G06F3/00 , G06F13/12 , G06F9/455 , G06R31/28
CPC分类号： G06F11/3636 , G06F11/3476
摘要： This invention provides trace address compression by comparing respective bytes of a current trace address with a stored comparison address. Only the least significant bytes of the current trace address that do not match the comparison address or are less significant than any section of the current trace address that does not match the comparison address are transmitted. This sometimes reduces the amount of data that needs to be transmitted. The comparison address is specified by a central processing unit via a memory mapped register write operation.
摘要翻译：本发明通过将当前跟踪地址的各个字节与存储的比较地址进行比较来提供跟踪地址压缩。只有当前跟踪地址中与比较地址不匹配或者比当前跟踪地址与比较地址不匹配的任何部分不太重要的最低有效字节被传送。这有时会减少需要传输的数据量。比较地址由中央处理单元通过存储器映射寄存器写入操作指定。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式