专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

21. 发明授权

US07275246B1 Executing programs for a first computer architecture on a computer of a second architecture 有权
标题翻译：在第二架构的计算机上执行第一台计算机体系结构的程序
公开(公告)号：US07275246B1
公开(公告)日：2007-09-25
申请号：US09239194
申请日：1999-01-28
申请人： John S. Yates, Jr. , Sandeep Nijhawan , Matthew F. Storch , Dale R. Jurich
发明人： John S. Yates, Jr. , Sandeep Nijhawan , Matthew F. Storch , Dale R. Jurich
IPC分类号： G06F9/46 , G06F9/455
CPC分类号： G06F9/45554 , G06F9/45541 , G06F9/45558 , G06F2009/45583
摘要： Executing programs coded in an instruction set of a first computer on a computer of a second, different architecture. An operating system maintains an association between each one of a set of concurrent threads and a set of computer resources of the thread's context. Without modifying a pre-existing operating system of the computer, an entry exception is establishing to be raised on each entry to the operating system at a specified entry point or on a specified condition. The entry exception has an associated entry handler programmed to save a context of an interrupted thread and modify the thread context before delivering the modified context to the operating system. A resumption exception is established to be raised on each resumption from the operating system complementary to one of the specified entries. The resumption exception has an associated exit handler programmed to restore the context saved by a corresponding execution of the entry handler. The entry exception, exit exception, entry handler, and exit handler are cooperatively designed to maintain an association between a one of the threads and an extended context of the thread through a context change induced by the operating system, the extended context including resources of the computer associated with the thread beyond those resources whose association with the thread is maintained by the operating system.
摘要翻译：在第二不同架构的计算机上执行以第一计算机的指令集编码的程序。操作系统维护一组并发线程中的每一个与线程上下文的一组计算机资源之间的关联。在不修改计算机的预先存在的操作系统的情况下，将在指定的入口点或指定条件下建立要在操作系统的每个条目上提出的入口异常。条目异常具有相关联的条目处理程序，其被编程为在将修改的上下文传送到操作系统之前，保存中断的线程的上下文并修改线程上下文。在操作系统的每次恢复之后建立恢复异常，补充指定条目之一。恢复异常具有相关联的退出处理程序，其被编程为恢复由相应执行的条目处理程序保存的上下文。入口异常，退出异常，条目处理程序和退出处理程序被协调地设计为通过由操作系统引发的上下文变化来维护线程中的一个线程和线程的扩展上下文之间的关联，扩展的上下文包括与线程相关联的计算机超出与该线程的关联的那些资源由操作系统维护。

22. 发明授权

US09087095B2 Processing columns in a database accelerator while preserving row-based architecture 有权
标题翻译：在数据库加速器中处理列，同时保留基于行的体系结构
公开(公告)号：US09087095B2
公开(公告)日：2015-07-21
申请号：US13529367
申请日：2012-06-21
申请人： Jason A. Viehland , John S. Yates, Jr.
发明人： Jason A. Viehland , John S. Yates, Jr.
IPC分类号： G06F7/00 , G06F17/00 , G06F17/30
CPC分类号： G06F17/30315 , G06F17/30312 , G06F17/30318 , G06F17/30424
摘要： Database processing using columns to present to a processing unit decompressed column data without changing the underlying row-based database architecture. For some embodiments, a database accelerator is used to efficiently process the columns of a database and output tuples to a processing unit's memory, such that the columns can be quickly processed (with the advantages of a column-based architecture) to create tuples of requested data, but without having to depart from a row-based architecture at the processing unit level or having decompressed data scattered throughout the processing unit's memory.
摘要翻译：数据库处理使用列向处理单元提供解压缩列数据，而无需更改底层的行数据库体系结构。对于一些实施例，使用数据库加速器来有效地处理数据库的列并将元组输出到处理单元的存储器，使得可以快速处理列（具有基于列的体系结构的优点）来创建所请求的元组数据，但不必在处理单元级别离开基于行的架构，或者具有分散在处理单元的存储器中的解压缩数据。

23. 发明授权

US5045992A Apparatus for executing instruction regardless of data types and thereafter selectively branching to other instruction upon determining of incompatible data type 失效
标题翻译：用于执行指令而不管数据类型，然后在确定不兼容的数据类型时选择性地分支到其他指令的装置
公开(公告)号：US5045992A
公开(公告)日：1991-09-03
申请号：US259792
申请日：1988-10-19
申请人： John S. Yates, Jr. , Stephen J. Ciavaglia
发明人： John S. Yates, Jr. , Stephen J. Ciavaglia
IPC分类号： G06F9/38 , G06F9/318 , G06F9/44
CPC分类号： G06F9/30192 , G06F8/312 , G06F9/3889
摘要： A method and apparatus for improving the efficiency of executing arithmetic and logical operations performed on arguments provided during the execution of computer instructions in which operands include a variable type argument or data portion accompanied by a tag identifier which defines the data type. The processing of the data is enhanced by the addition of two condition codes derived from the values of the pre-ALU tag identifiers and the post-ALU results. The condition codes allow rapid determination of data types without additional execution cycles or hardware overhead, resulting in enhanced execution of the instructions.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式