专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

21. 发明申请

US20080117661A1 Method, apparatus and system providing memory cells associated with a pixel array 审中-公开
标题翻译：提供与像素阵列相关联的存储单元的方法，装置和系统
公开(公告)号：US20080117661A1
公开(公告)日：2008-05-22
申请号：US11600203
申请日：2006-11-16
申请人： Karl Holtzclaw , Chen Xu , Richard A. Mauritzson , Yangdon Chen , Jeffrey Bruce , Xiangli Li , Johannes Solhusvik
发明人： Karl Holtzclaw , Chen Xu , Richard A. Mauritzson , Yangdon Chen , Jeffrey Bruce , Xiangli Li , Johannes Solhusvik
IPC分类号： G11C17/18 , G11C11/34
CPC分类号： H04N5/335 , H01L23/5252 , H01L27/112 , H01L27/11206 , H01L27/14643 , H01L2924/0002 , H01L2924/00
摘要： A method, apparatus, and system are disclosed providing an imaging device with memory cells containing anti-fuse elements located with or outside a pixel array. The memory cells are read out using control signal lines which are used to readout imaging pixels.
摘要翻译：公开了一种提供成像装置的存储单元的方法，装置和系统，所述存储单元包含位于像素阵列内或外的反熔丝元件。使用用于读出成像像素的控制信号线读出存储单元。

22. 发明授权

US08350939B2 Vertical 4-way shared pixel in a single column with internal reset and no row select 有权
公开(公告)号：US08350939B2
公开(公告)日：2013-01-08
申请号：US12285308
申请日：2008-10-01
申请人： Zhiping Yin , Xiaofeng Fan , Xiangli Li
发明人： Zhiping Yin , Xiaofeng Fan , Xiangli Li
IPC分类号： H04N3/14 , H04N5/335
CPC分类号： H04N5/3745 , H01L27/14609 , H01L27/14612 , H01L27/14641 , H01L27/14645 , H04N5/3575
摘要： A method and apparatus for reducing space and pixel circuit complexity by using a 4-way shared vertically aligned pixels in a same column. The at least four pixels in the pixel circuit share a reset transistor and a source follower transistor, can have a plurality of same colored pixels and a plurality of colors, but do not include a row select transistor.

23. 发明授权

US08077237B2 Method and apparatus for controlling dual conversion gain signal in imaging devices 有权
标题翻译：用于在成像装置中控制双转换增益信号的方法和装置
公开(公告)号：US08077237B2
公开(公告)日：2011-12-13
申请号：US11873314
申请日：2007-10-16
申请人： Xiangli Li
发明人： Xiangli Li
IPC分类号： H04N5/335
CPC分类号： H04N5/37452 , H04N5/3559
摘要： A image-sensing device includes an array of light-sensing pixels arranged in rows, a readout circuit, and a control logic coupled to the rows of pixels. Each of the pixels has a respective conversion gain that changes to a respective second value from a respective first value within a settling time when a control signal is applied to the pixel. The readout circuit is coupled to the array of pixels and samples the rows of pixels once in an array sampling process. The control logic applies the control signal to the pixels of at least one row after sampling of the pixels in at least one other row of the array has begun but at least the settling time before the at least one row is sampled.
摘要翻译：图像感测装置包括排列成行的感光像素的阵列，读出电路和耦合到像素行的控制逻辑。当控制信号被施加到像素时，每个像素具有相应的转换增益，该转换增益在建立时间内从相应的第一值改变到相应的第二值。读出电路耦合到像素阵列并且在阵列采样处理中对像素行进行一次采样。控制逻辑在阵列的至少一个其他行中的像素的采样已经开始但至少在至少一行之前的建立时间被采样之前，将控制信号施加到至少一行的像素。

24. 发明申请

US20090272881A1 Apparatus, method, and system providing pixel having increased fill factor 审中-公开
标题翻译：提供具有增加的填充因子的像素的装置，方法和系统
公开(公告)号：US20090272881A1
公开(公告)日：2009-11-05
申请号：US12149607
申请日：2008-05-05
申请人： Xiangli Li , Vijay Rajasekaran
发明人： Xiangli Li , Vijay Rajasekaran
IPC分类号： H01L27/00 , G01J1/44 , H04N5/335
CPC分类号： G01J1/44 , G01J5/24 , H04N5/335 , H04N5/374
摘要： A method, apparatus, and system providing a pixel having increased fill factor by removing the row select transistor. A reset transistor in the pixel is connected to a column line, and the column line is used alternatively as a pixel readout line and as a voltage supply line for resetting a storage region in the pixel through the resent transistor.
摘要翻译：一种通过去除行选择晶体管来提供具有增加的填充因子的像素的方法，装置和系统。像素中的复位晶体管连接到列线，并且列线被替代地用作像素读出线，并且作为用于通过重新输入晶体管复位像素中的存储区域的电压供给线。

25. 发明申请

US20080266435A1 METHOD AND APPARATUS FOR DARK CURRENT AND HOT PIXEL REDUCTION IN ACTIVE PIXEL IMAGE SENSORS 审中-公开
标题翻译：用于激活像素图像传感器中的暗电流和高像素减少的方法和装置
公开(公告)号：US20080266435A1
公开(公告)日：2008-10-30
申请号：US12127706
申请日：2008-05-27
申请人： Gennadiy Agranov , Xiangli Li , Peter Parker Altice , Rick Mauritzson
发明人： Gennadiy Agranov , Xiangli Li , Peter Parker Altice , Rick Mauritzson
IPC分类号： H01L27/146 , H04N5/335
CPC分类号： H04N5/3591 , H01L27/14609 , H01L27/14654 , H04N5/361 , H04N5/3745
摘要： A method of operating an imager pixel that includes the act of applying a relatively small voltage on the gate of a transfer transistor during a charge acquisition period. If a small positive voltage is applied, a depletion region is created under the transfer transistor gate, which creates a path for dark current electrons to be transferred to a pixel floating diffusion region. The dark electrons are subsequently removed by a pixel reset operation. If a small negative voltage is applied to the transfer gate, electrons that would normally create dark current problems will instead recombine with holes thereby substantially reducing dark current.
摘要翻译：一种操作成像器像素的方法，其包括在电荷采集周期期间在传输晶体管的栅极上施加相对小的电压的动作。如果施加小的正电压，则在传输晶体管栅极之下产生耗尽区，其产生用于暗电流电子被传送到像素浮动扩散区的路径。随后通过像素复位操作去除暗电子。如果向传输栅极施加小的负电压，则通常会产生暗电流问题的电子将与空穴复合，从而显着减少暗电流。

26. 发明申请

US20060180741A1 Method and apparatus for dark current and hot pixel reduction in active pixel image sensors 有权
标题翻译：有源像素图像传感器中暗电流和热像素减少的方法和装置
公开(公告)号：US20060180741A1
公开(公告)日：2006-08-17
申请号：US11055105
申请日：2005-02-11
申请人： Gennadiy Agranov , Xiangli Li , Peter Altice , Rick Mauritzson
发明人： Gennadiy Agranov , Xiangli Li , Peter Altice , Rick Mauritzson
IPC分类号： H01L27/00
CPC分类号： H04N5/3591 , H01L27/14609 , H01L27/14654 , H04N5/361 , H04N5/3745
摘要： A method of operating an imager pixel that includes the act of applying a relatively small voltage on the gate of a transfer transistor during a charge acquisition period. If a small positive voltage is applied, a depletion region is created under the transfer transistor gate, which creates a path for dark current electrons to be transferred to a pixel floating diffusion region. The dark electrons are subsequently removed by a pixel reset operation. If a small negative voltage is applied to the transfer gate, electrons that would normally create dark current problems will instead recombine with holes thereby substantially reducing dark current.
摘要翻译：一种操作成像器像素的方法，其包括在电荷采集周期期间在传输晶体管的栅极上施加相对小的电压的动作。如果施加小的正电压，则在传输晶体管栅极之下产生耗尽区，其产生用于暗电流电子被传送到像素浮动扩散区的路径。随后通过像素复位操作去除暗电子。如果向传输栅极施加小的负电压，则通常会产生暗电流问题的电子将与空穴复合，从而显着减少暗电流。

27. 发明授权

US09001240B2 Common element pixel architecture (CEPA) for fast speed readout 有权
标题翻译：普通元素像素架构（CEPA），用于快速读出
公开(公告)号：US09001240B2
公开(公告)日：2015-04-07
申请号：US13093077
申请日：2011-04-25
申请人： Xiangli Li
发明人： Xiangli Li
IPC分类号： H01L27/146 , H04N5/374
CPC分类号： H04N5/3741 , H01L27/14609 , H01L27/14621 , H01L27/14641
摘要： The present invention relates to a common element pixel architecture (CEPA) imager. The CEPA includes a first column of pixels and a second column of pixels. The CEPA also includes a first column line and a second column line. A first group of pixels is arranged including pixels from the first column and the second column coupled to the first column line. A second group of pixels is arranged including other pixels from the first column and the second column coupled to the second column line.
摘要翻译：本发明涉及公共元素像素结构（CEPA）成像器。 CEPA包括第一列像素和第二列像素。 CEPA还包括第一列和第二列。第一组像素被布置成包括来自第一列和耦合到第一列线的第二列的像素。布置第二组像素，包括从第一列和耦合到第二列线的第二列的其他像素。

28. 发明授权

US08829407B2 Imaging systems and methods including pixel arrays with reduced numbers of metal lines and control signals 有权
标题翻译：成像系统和方法包括具有减少数量的金属线和控制信号的像素阵列
公开(公告)号：US08829407B2
公开(公告)日：2014-09-09
申请号：US12907465
申请日：2010-10-19
申请人： John Ladd , Gennadiy Agranov , Xiangli Li
发明人： John Ladd , Gennadiy Agranov , Xiangli Li
IPC分类号： H01L27/00 , G01J1/44 , H01L27/146 , H04N5/3745 , H04N5/374
CPC分类号： H01L27/14641 , G01J1/44 , H04N5/3741 , H04N5/3745
摘要： This is generally directed to systems and methods for reduced metal lines and control signals in an imaging system. For example, in some embodiments a pixel cell of an imaging system can operate without a row select transistor, and therefore can operate without a row select metal control line. As another example, in some embodiments a pixel cell can share its reset transistor control line with a transfer transistor control line of another pixel cell. In this manner, an imaging system can be created that averages a single metal line per pixel cell. In some embodiments, operation of such reduced-metal line imaging systems can use modified timing schemes of control signals.
摘要翻译：这通常涉及用于在成像系统中减少金属线和控制信号的系统和方法。例如，在一些实施例中，成像系统的像素单元可以在没有行选择晶体管的情况下工作，因此可以在没有行选择金属控制线的情况下操作。作为另一示例，在一些实施例中，像素单元可以与另一像素单元的传输晶体管控制线共享其复位晶体管控制线。以这种方式，可以创建对每个像素单元进行平均单个金属线的成像系统。在一些实施例中，这种简化金属线成像系统的操作可以使用控制信号的修改的定时方案。

29. 发明申请

US20120091317A1 IMAGING SYSTEMS AND METHODS INCLUDING PIXEL ARRAYS WITH REDUCED NUMBERS OF METAL LINES AND CONTROL SIGNALS 有权
标题翻译：成像系统和方法，包括具有金属线和控制信号的数量减少的像素阵列
公开(公告)号：US20120091317A1
公开(公告)日：2012-04-19
申请号：US12907465
申请日：2010-10-19
申请人： John Ladd , Gennadiy Agranov , Xiangli Li
发明人： John Ladd , Gennadiy Agranov , Xiangli Li
IPC分类号： H01L27/146 , G01J1/42
CPC分类号： H01L27/14641 , G01J1/44 , H04N5/3741 , H04N5/3745
摘要： This is generally directed to systems and methods for reduced metal lines and control signals in an imaging system. For example, in some embodiments a pixel cell of an imaging system can operate without a row select transistor, and therefore can operate without a row select metal control line. As another example, in some embodiments a pixel cell can share its reset transistor control line with a transfer transistor control line of another pixel cell. In this manner, an imaging system can be created that averages a single metal line per pixel cell. In some embodiments, operation of such reduced-metal line imaging systems can use modified timing schemes of control signals.
摘要翻译：这通常涉及用于在成像系统中减少金属线和控制信号的系统和方法。例如，在一些实施例中，成像系统的像素单元可以在没有行选择晶体管的情况下工作，因此可以在没有行选择金属控制线的情况下操作。作为另一示例，在一些实施例中，像素单元可以与另一像素单元的传输晶体管控制线共享其复位晶体管控制线。以这种方式，可以创建对每个像素单元进行平均单个金属线的成像系统。在一些实施例中，这种简化金属线成像系统的操作可以使用控制信号的修改的定时方案。

30. 发明授权

US07989749B2 Method and apparatus providing shared pixel architecture 有权
标题翻译：提供共享像素架构的方法和设备
公开(公告)号：US07989749B2
公开(公告)日：2011-08-02
申请号：US11905951
申请日：2007-10-05
申请人： Zhiping Yin , Xiaofeng Fan , Jon Adams , Paul Perez , Xiangli Li
发明人： Zhiping Yin , Xiaofeng Fan , Jon Adams , Paul Perez , Xiangli Li
IPC分类号： H04N5/335 , H01L21/00 , H01L27/00
CPC分类号： H01L27/14609 , H01L27/14603 , H01L27/14641 , H04N5/37457
摘要： Methods and apparatuses using pixels with shared readout circuits are used to increase pixel fill factor and operation efficiency.
摘要翻译：使用具有共享读出电路的像素的方法和装置用于增加像素填充因子和操作效率。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式