专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

21. 发明申请

US20130124827A1 INSTRUCTION AND LOGIC FOR PROCESSING TEXT STRINGS 有权
公开(公告)号：US20130124827A1
公开(公告)日：2013-05-16
申请号：US13721819
申请日：2012-12-20
申请人： Michael A. Julier , Jeffrey D. Gray , Srinivas Chennupaty , Sean P. Mirkes , Mark P. Seconi
发明人： Michael A. Julier , Jeffrey D. Gray , Srinivas Chennupaty , Sean P. Mirkes , Mark P. Seconi
IPC分类号： G06F9/30
CPC分类号： G06F9/30145 , G06F7/06 , G06F9/30 , G06F9/3001 , G06F9/30021 , G06F9/30029 , G06F9/30036 , G06F9/30098 , G06F9/30109 , G06F9/3013 , G06F9/30167 , G06F9/3017 , G06F9/30185 , G06F9/30192 , G06F9/34 , G06F9/3802 , G06F9/3824 , G06F9/3853 , G06F9/3885 , G06F9/3887 , G06F12/0875 , G06F2212/452
摘要： Method, apparatus, and program means for performing a string comparison operation. In one embodiment, an apparatus includes execution resources to execute a first instruction. In response to the first instruction, said execution resources store a result of a comparison between each data element of a first and second operand corresponding to a first and second text string, respectively.

22. 发明申请

US20090168998A1 EXECUTING AN ENCRYPTION INSTRUCTION USING STORED ROUND KEYS 有权
标题翻译：使用存放的圆环执行加密指令
公开(公告)号：US20090168998A1
公开(公告)日：2009-07-02
申请号：US11966792
申请日：2007-12-28
申请人： Shay Gueron , Martin G. Dixon , Srinivas Chennupaty
发明人： Shay Gueron , Martin G. Dixon , Srinivas Chennupaty
IPC分类号： H04L9/28
CPC分类号： H04L9/0681 , H04L9/0631 , H04L2209/12 , H04L2209/24
摘要： Embodiments of an invention for executing an encryption instruction using stored round keys are disclosed. In one embodiment, an apparatus includes instruction logic, encryption logic, a storage region, and control logic. The instruction logic is to receive an encryption instruction. The encryption logic is to perform, in response to the instruction logic receiving the encryption instruction, an encryption operation including a plurality of rounds, each round using a corresponding round key from a plurality of round keys. The storage region is to store the plurality of round keys. The control logic is to fetch, for use during each of the plurality of rounds, the corresponding round key from the storage region.
摘要翻译：公开了使用存储的循环密钥执行加密指令的本发明的实施例。在一个实施例中，装置包括指令逻辑，加密逻辑，存储区和控制逻辑。指令逻辑是接收加密指令。加密逻辑是响应于接收到加密指令的指令逻辑执行包括多个回合的加密操作，每个循环使用来自多个循环密钥的对应的循环密钥。存储区域用于存储多个循环密钥。控制逻辑是为了在多个回合中的每个循环期间使用来自存储区域的相应的循环密钥。

23. 发明申请

US20080229116A1 Performing AES encryption or decryption in multiple modes with a single instruction 有权
标题翻译：使用单个指令在多种模式下执行AES加密或解密
公开(公告)号：US20080229116A1
公开(公告)日：2008-09-18
申请号：US11724005
申请日：2007-03-14
申请人： Martin Dixon , Srinivas Chennupaty , Shay Gueron
发明人： Martin Dixon , Srinivas Chennupaty , Shay Gueron
IPC分类号： G06F12/14
CPC分类号： H04L9/0631 , G06F9/30007 , H04L9/0637 , H04L9/28 , H04L2209/12
摘要： A machine-readable medium may have stored thereon an instruction, which when executed by a machine causes the machine to perform a method. The method may include combining a first operand of the instruction and a second operand of the instruction to produce a result. The result may be encrypted using a key in accordance with an Advanced Encryption Standard (AES) algorithm to produce an encrypted result. The method may also include placing the encrypted result in a location of the first operand of the instruction.
摘要翻译：机器可读介质可以在其上存储有指令，当由机器执行时，该指令使机器执行方法。该方法可以包括组合指令的第一操作数和指令的第二操作数以产生结果。可以使用根据高级加密标准（AES）算法的密钥来加密结果以产生加密结果。该方法还可以包括将加密结果放置在指令的第一操作数的位置。

24. 发明申请

US20080072015A1 Demand-based processing resource allocation 审中-公开
标题翻译：基于需求的处理资源分配
公开(公告)号：US20080072015A1
公开(公告)日：2008-03-20
申请号：US11523132
申请日：2006-09-18
申请人： Michael A. Julier , Jeffrey D. Gray , Srinivas Chennupaty , Sean P. Mirkes , Mark P. Seconi
发明人： Michael A. Julier , Jeffrey D. Gray , Srinivas Chennupaty , Sean P. Mirkes , Mark P. Seconi
IPC分类号： G06F9/30
CPC分类号： G06F1/3203 , G06F1/3243 , G06F1/3287 , G06F9/30134 , G06F9/3836 , G06F9/3855 , G06F9/3857 , G06F9/3885 , Y02D10/152 , Y02D10/171
摘要： A technique to dynamically enable or disable a number of stacks within a processor based on demand. At least one embodiment includes logic to detect whether a stack is needed and to enable the stack in response thereto and to disable the stack if it no longer needed.
摘要翻译：一种基于需求动态地启用或禁用处理器内的多个堆栈的技术。至少一个实施例包括检测堆栈是否需要并且能够响应于堆栈而启用堆栈的逻辑，并且如果不再需要则禁用堆栈。

25. 再颁专利

USRE45458E1 Dual function system and method for shuffling packed data elements 有权
标题翻译：用于混合打包数据元素的双功能系统和方法
公开(公告)号：USRE45458E1
公开(公告)日：2015-04-07
申请号：US10104205
申请日：2002-03-21
申请人： Patrice Roussel , Srinivas Chennupaty , Micheal D. Cranford , Mohammed A. Abdallah , James Coke , Katherine Kong
发明人： Patrice Roussel , Srinivas Chennupaty , Micheal D. Cranford , Mohammed A. Abdallah , James Coke , Katherine Kong
IPC分类号： G06F9/315 , G06F15/78
CPC分类号： G06F15/7885 , G06F9/30025 , G06F9/30032 , G06F9/30036
摘要： An apparatus and method for performing a shuffle operation on packed data using computer-implemented steps is described. In one embodiment, a first packed data operand having at least two data elements is accessed. A second packed data operand having at least two data elements is accessed. One of the data elements in the first packed data operand is shuffled into a lower destination field of a destination register, and one of the data elements in the second packed data operand is shuffled into an upper destination field of the destination register.
摘要翻译：描述了使用计算机实现的步骤对打包数据执行洗牌操作的装置和方法。在一个实施例中，访问具有至少两个数据元素的第一打包数据操作数。具有至少两个数据元素的第二压缩数据操作数被访问。第一打包数据操作数中的数据元素之一被混洗到目的地寄存器的较低目的地字段中，并且第二打包数据操作数中的数据元素中的一个被混洗到目的地寄存器的上目的地字段中。

26. 发明授权

US08538012B2 Performing AES encryption or decryption in multiple modes with a single instruction 有权
标题翻译：使用单个指令在多种模式下执行AES加密或解密
公开(公告)号：US08538012B2
公开(公告)日：2013-09-17
申请号：US11724005
申请日：2007-03-14
申请人： Martin Dixon , Srinivas Chennupaty , Shay Gueron
发明人： Martin Dixon , Srinivas Chennupaty , Shay Gueron
IPC分类号： H04K1/00 , H04L9/08 , G06F12/14
CPC分类号： H04L9/0631 , G06F9/30007 , H04L9/0637 , H04L9/28 , H04L2209/12
摘要： A machine-readable medium may have stored thereon an instruction, which when executed by a machine causes the machine to perform a method. The method may include combining a first operand of the instruction and a second operand of the instruction to produce a result. The result may be encrypted using a key in accordance with an Advanced Encryption Standard (AES) algorithm to produce an encrypted result. The method may also include placing the encrypted result in a location of the first operand of the instruction.
摘要翻译：机器可读介质可以在其上存储有指令，当由机器执行时，该指令使机器执行方法。该方法可以包括组合指令的第一操作数和指令的第二操作数以产生结果。可以使用根据高级加密标准（AES）算法的密钥来加密结果以产生加密结果。该方法还可以包括将加密结果放置在指令的第一操作数的位置。

27. 发明申请

US20130117534A1 INSTRUCTION AND LOGIC FOR PROCESSING TEXT STRINGS 有权
公开(公告)号：US20130117534A1
公开(公告)日：2013-05-09
申请号：US13721725
申请日：2012-12-20
申请人： Michael A. Julier , Jeffrey D. Gray , Srinivas Chennupaty , Sean P. Mirkes , Mark P. Seconi
发明人： Michael A. Julier , Jeffrey D. Gray , Srinivas Chennupaty , Sean P. Mirkes , Mark P. Seconi
IPC分类号： G06F9/30
CPC分类号： G06F9/30145 , G06F7/06 , G06F9/30 , G06F9/3001 , G06F9/30021 , G06F9/30029 , G06F9/30036 , G06F9/30098 , G06F9/30109 , G06F9/3013 , G06F9/30167 , G06F9/3017 , G06F9/30185 , G06F9/30192 , G06F9/34 , G06F9/3802 , G06F9/3824 , G06F9/3853 , G06F9/3885 , G06F9/3887 , G06F12/0875 , G06F2212/452
摘要： Method, apparatus, and program means for performing a string comparison operation. In one embodiment, an apparatus includes execution resources to execute a first instruction. In response to the first instruction, said execution resources store a result of a comparison between each data element of a first and second operand corresponding to a first and second text string, respectively.

28. 发明申请

US20080071851A1 Instruction and logic for performing a dot-product operation 审中-公开
标题翻译：执行点阵操作的说明和逻辑
公开(公告)号：US20080071851A1
公开(公告)日：2008-03-20
申请号：US11524852
申请日：2006-09-20
申请人： Ronen Zohar , Mark Seconi , Rajesh Parthasarathy , Srinivas Chennupaty , Mark Buxton , Chuck Desylva
发明人： Ronen Zohar , Mark Seconi , Rajesh Parthasarathy , Srinivas Chennupaty , Mark Buxton , Chuck Desylva
IPC分类号： G06F7/52
CPC分类号： G06F17/10 , G06F7/48 , G06F7/5443 , G06F9/3001
摘要： Method, apparatus, and program means for performing a dot-product operation. In one embodiment, an apparatus includes execution resources to execute a first instruction. In response to the first instruction, said execution resources store to a storage location a result value equal to a dot-product of at least two operands.
摘要翻译：用于进行点积运算的方法，装置和程序装置。在一个实施例中，一种装置包括执行第一指令的执行资源。响应于第一指令，所述执行资源存储到存储位置，结果值等于至少两个操作数的点积。

29. 发明申请

US20060126656A1 Method, system, and apparatus for system level initialization 有权
标题翻译：用于系统级初始化的方法，系统和装置
公开(公告)号：US20060126656A1
公开(公告)日：2006-06-15
申请号：US11011801
申请日：2004-12-13
申请人： Mani Ayyar , Srinivas Chennupaty , Akhilesh Kumar , Doddaballapur Jayasimha , Murugasamy Nachimuthu , Phanindra Mannava
发明人： Mani Ayyar , Srinivas Chennupaty , Akhilesh Kumar , Doddaballapur Jayasimha , Murugasamy Nachimuthu , Phanindra Mannava
IPC分类号： H04L12/42
CPC分类号： H04L67/125 , H04L69/324
摘要： Multiple initialization techniques for system and component in a point-to-point architecture are discussed. Consequently, the techniques allow for flexible system/socket layer parameters to be tailored to the needs of the platform, such as, desktop, mobile, small server, large server, etc., as well as the component types such as IA32/IPF processors, memory controllers, IO Hubs, etc. Furthermore, the techniques facilitate powering up with the correct set of POC values, hence, it avoids multiple warm resets and improves boot time. In one embodiment, registers to hold new values, such as, Configuration Values Driven during Reset (CVDR), and Configuration Values Captured during Reset (CVCR) may be eliminated. For example, the POC values could be from the following: Platform Input Clock to Core Clock Ratio, Enable/disable LT, Configurable Restart, Burn In Initialization Mode, Disable Hyper Threading, System BSP Socket Indication, and Platform Topology Index.
摘要翻译：讨论了用于系统和组件在点对点架构中的多个初始化技术。因此，这些技术允许根据平台（如桌面，移动，小型服务器，大型服务器等）的需求以及诸如IA32 / IPF处理器之类的组件类型来定制灵活的系统/套接字层参数，存储器控制器，IO集线器等。此外，该技术有助于以正确的一组POC值加电，因此避免了多次热复位并提高了启动时间。在一个实施例中，可以消除保存新值的寄存器，例如在复位期间驱动的配置值（CVDR）和在复位期间捕获的配置值（CVCR）。例如，POC值可以来自以下内容：平台输入时钟到核心时钟比率，启用/禁用LT，可配置重新启动，刻录初始化模式，禁用超线程，系统BSP插槽指示和平台拓扑索引。

30. 发明授权

US06275904B1 Cache pollution avoidance instructions 失效
标题翻译：缓存污染回避说明
公开(公告)号：US06275904B1
公开(公告)日：2001-08-14
申请号：US09053385
申请日：1998-03-31
申请人： Srinivas Chennupaty , Shreekant S. Thakkar , Thomas Huff , Vladimir Pentkovski
发明人： Srinivas Chennupaty , Shreekant S. Thakkar , Thomas Huff , Vladimir Pentkovski
IPC分类号： G06F1208
CPC分类号： G06F12/0886 , G06F9/30018 , G06F9/30036 , G06F9/30047 , G06F12/0804 , G06F12/0888
摘要： A computer system and method for providing cache memory management. The computer system comprises a main memory having a plurality of main memory addresses each having a corresponding data entry, and a processor coupled to the main memory. At least one cache memory is coupled to the processor. The at least one cache memory has a cache directory with a plurality of addresses and a cache controller having a plurality of data entries corresponding to the plurality of addresses. The processor receives an instruction having an operand address and determines if the operand address matches one of the plurality of addresses in the cache directory. If so, the processor updates a data entry in the cache controller corresponding to the matched address. Otherwise, a data entry corresponding to the operand address in the main memory is updated.
摘要翻译：一种用于提供高速缓存存储器管理的计算机系统和方法。计算机系统包括具有多个主存储器地址的主存储器，每个主存储器地址都具有对应的数据条目，以及耦合到主存储器的处理器。至少一个高速缓存存储器耦合到处理器。所述至少一个高速缓冲存储器具有具有多个地址的高速缓存目录和具有对应于所述多个地址的多个数据条目的高速缓存控制器。处理器接收具有操作数地址的指令，并确定操作数地址是否匹配高速缓存目录中的多个地址之一。如果是这样，则处理器更新对应于匹配地址的高速缓存控制器中的数据条目。否则，更新与主存储器中的操作数地址相对应的数据条目。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式