会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 16. 发明授权
    • Hierarchical server system
    • 分级服务器系统
    • US07127717B2
    • 2006-10-24
    • US10216846
    • 2002-08-13
    • Tatsuya KawashimoYoshio MikiHiroaki FujiiAkihiro Takamura
    • Tatsuya KawashimoYoshio MikiHiroaki FujiiAkihiro Takamura
    • G06F9/46G06F11/00G06F15/173
    • H04L67/1008H04L29/06H04L67/1002H04L67/1029H04L69/329H04L2029/06054
    • A hierarchical server system efficiently balances the processing load thereon and for shortening the processing time therein is provided, such as a web server system. A system controller, a load balancing device, and a shared memory are provided in a multi-layer server system made of a plurality of servers. When processing implemented with a first layer server is temporarily stopped in order to acquire information needed for processing from a second layer server, process information needed to resume the processing is recorded in the shared memory. When the necessary information is sent back to the first layer server, the system controller inquires about work statuses of all first layer servers to select another first layer server to resume the processing based upon the inquiry results. The then selected first layer server then resumes the processing using the information that was sent back and the process information in the shared memory.
    • 分层服务器系统有效平衡其上的处理负担,并且缩短了其中的处理时间,诸如web服务器系统。 在由多个服务器构成的多层服务器系统中提供系统控制器,负载平衡装置和共享存储器。 当为了从第二层服务器获取处理所需的信息时,当暂时停止用第一层服务器实施的处理时,恢复处理所需的处理信息被记录在共享存储器中。 当必要的信息被发送回第一层服务器时,系统控制器询问所有第一层服务器的工作状态,以选择另一个第一层服务器,以根据查询结果恢复处理。 然后,所选择的第一层服务器使用发回的信息和共享存储器中的处理信息来恢复处理。
    • 17. 发明授权
    • Pipeline processor including last instruction
    • 管道处理器包括最后的指令
    • US09280345B2
    • 2016-03-08
    • US13193540
    • 2011-07-28
    • Akihiro Takamura
    • Akihiro Takamura
    • G06F9/30G06F9/38
    • G06F9/30076G06F9/30185G06F9/3826G06F9/3832G06F9/3859G06F9/3869
    • There is provided a processor comprising a plurality of registers, an acquisition unit, a calculation unit, a pipeline register, and a storage unit, wherein in a case in which a register indicated by source register information included in a second instruction and a register indicated by destination register information included in a first instruction match, and the second instruction or an instruction that precedes to the second instruction designates the second instruction as the last instruction that uses the calculated value obtained in accordance with the first instruction, the storage unit does not store the calculated value stored in the pipeline register in a register indicated by destination register information included in the first instruction, and stores, in other cases, the calculated value stored in the pipeline register in the register indicated by the destination register information included in the first instruction.
    • 提供了一种包括多个寄存器,获取单元,计算单元,流水线寄存器和存储单元的处理器,其中在由包括在第二指令中的源寄存器信息指示的寄存器和指示的寄存器的情况下 通过第一指令匹配中包含的目的地寄存器信息,以及第二指令或第二指令之前的指令将第二指令指定为使用根据第一指令获得的计算值的最后指令,存储单元不 将存储在流水线寄存器中的计算值存储在由包括在第一指令中的目的地寄存器信息指示的寄存器中,并且在其他情况下将存储在流水线寄存器中的计算值存储在由包括在 第一指令。
    • 18. 发明申请
    • PROCESSOR
    • 处理器
    • US20120054473A1
    • 2012-03-01
    • US13193540
    • 2011-07-28
    • Akihiro Takamura
    • Akihiro Takamura
    • G06F9/38
    • G06F9/30076G06F9/30185G06F9/3826G06F9/3832G06F9/3859G06F9/3869
    • There is provided a processor comprising a plurality of registers, an acquisition unit, a calculation unit, a pipeline register, and a storage unit, wherein in a case in which a register indicated by source register information included in a second instruction and a register indicated by destination register information included in a first instruction match, and the second instruction or an instruction that precedes to the second instruction designates the second instruction as the last instruction that uses the calculated value obtained in accordance with the first instruction, the storage unit does not store the calculated value stored in the pipeline register in a register indicated by destination register information included in the first instruction, and stores, in other cases, the calculated value stored in the pipeline register in the register indicated by the destination register information included in the first instruction.
    • 提供了一种包括多个寄存器,获取单元,计算单元,流水线寄存器和存储单元的处理器,其中在由包括在第二指令中的源寄存器信息指示的寄存器和指示的寄存器的情况下 通过第一指令匹配中包含的目的地寄存器信息,以及第二指令或第二指令之前的指令将第二指令指定为使用根据第一指令获得的计算值的最后指令,存储单元不 将存储在流水线寄存器中的计算值存储在由包括在第一指令中的目的地寄存器信息指示的寄存器中,并且在其他情况下将存储在流水线寄存器中的计算值存储在由包括在 第一指令。
    • 19. 发明授权
    • Memory management method for dynamic conversion type emulator
    • 动态转换型仿真器的内存管理方法
    • US07617087B2
    • 2009-11-10
    • US10933218
    • 2004-09-03
    • Akihiro TakamuraYoshio Miki
    • Akihiro TakamuraYoshio Miki
    • G06F9/455G06G9/45
    • G06F9/455
    • A construction of the present invention includes a procedure of setting in advance a storing area in a converted instruction storing area table for recording a corresponding relation between a program before conversion and a storing address of a converted program at an initialization processing portion of an emulation program. In setting the storing area, address information on a memory on a portion whose execution frequency is high upon an emulation operation is acquired, and an address that brings about cache conflict on an instruction cache with the portion whose execution frequency is high is excepted and set as an area to store therein a converted instruction.
    • 本发明的结构包括在转换指令存储区表中预先设定存储区的步骤,用于在仿真程序的初始化处理部分记录转换前的程序与转换程序的存储地址之间的对应关系 。 在设置存储区域时,获取在仿真操作时执行频率高的部分上的存储器上的地址信息,并且对具有执行频率高的部分的指令高速缓冲存储器进行高速缓存冲突的地址被异常和设置 作为在其中存储转换指令的区域。
    • 20. 发明授权
    • Server system operation control method
    • 服务器系统运行控制方式
    • US06832298B2
    • 2004-12-14
    • US10229053
    • 2002-08-28
    • Hiroaki FujiiYoshio MikiTatsuya KawashimoAkihiro Takamura
    • Hiroaki FujiiYoshio MikiTatsuya KawashimoAkihiro Takamura
    • G06F1200
    • G06F11/203G06F11/2038G06F11/2041G06F11/2043G06F11/2046G06F11/2051
    • A main logical unit and a standby logical unit are defined by a process controller in a shared main memory multiprocessor, and an information storage space accessible from both logical units is provided. The main logical unit stores address information onto that information storage space by indicating a memory area it controls as the main memory area. When failover or cloning becomes necessary, the standby logical unit searches the information on the applicable address. Then from the applicable information, it also searches information on the main memory area controlled by the main logical unit to establish in itself and forms a processing environment and state identical to the main logical unit such that the standby logical unit takes over all or a portion of the processing of the main logical unit. This enables the construction of a server system of high operability to overcome failures and poor response times by failover and cloning, etc.
    • 主逻辑单元和备用逻辑单元由共享主存储器多处理器中的过程控制器定义,并且提供从两个逻辑单元可访问的信息存储空间。 主逻辑单元通过指示其控制的存储区域作为主存储区域将地址信息存储到该信息存储空间。 当需要故障转移或克隆时,备用逻辑单元将搜索适用地址的信息。 然后,从适用的信息中,还搜索由主逻辑单元控制的主存储区域的信息,以自己建立并形成与主逻辑单元相同的处理环境和状态,使得备用逻辑单元接管所有或部分 的主要逻辑单元的处理。 这使得能够构建高可操作性的服务器系统,以通过故障切换和克隆等来克服故障和差的响应时间。