专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明授权

US07804884B2 Packet detection in time/frequency hopped wireless communication systems 有权
标题翻译：在时间/频率跳跃的无线通信系统中的分组检测
公开(公告)号：US07804884B2
公开(公告)日：2010-09-28
申请号：US11205506
申请日：2005-08-16
申请人： Turgut Aytur , Stephan ten Brink , Ravishankar H. Mahadevappa , Venkatesh Rajendran , Ran Yan
发明人： Turgut Aytur , Stephan ten Brink , Ravishankar H. Mahadevappa , Venkatesh Rajendran , Ran Yan
IPC分类号： H04B1/713 , H04K1/10 , H04L27/28
CPC分类号： H04L27/2647
摘要： Systems and methods for packet detection for frequency hopping networks. Multiple receiver chains are set to different frequencies to check for packets at the different frequencies, at least until receipt of a preamble sequence in a packet is received. After detection of a packet at least some of the receiver chains are used to process received signals according to a frequency hopping pattern.
摘要翻译：用于跳频网络的数据包检测的系统和方法。多个接收机链被设置为不同的频率以检查在不同频率的分组，至少在接收到分组中的前导序列的接收之前。在检测到分组之后，至少一些接收机链被用于根据跳频图案来处理接收到的信号。

12. 发明申请

US20060050698A1 Methods and systems using signaling period signals 审中-公开
标题翻译：使用信号周期信号的方法和系统
公开(公告)号：US20060050698A1
公开(公告)日：2006-03-09
申请号：US11205337
申请日：2005-08-16
申请人： Turgut Aytur , Ravishankar Mahadevappa , Venkatesh Rajendran , Stephan Brink , Ran Yan
发明人： Turgut Aytur , Ravishankar Mahadevappa , Venkatesh Rajendran , Stephan Brink , Ran Yan
IPC分类号： H04L12/56
CPC分类号： H04W72/1231 , H04W28/18 , H04W74/04 , H04W84/18
摘要： Methods and systems using information derived during a signaling period of a scheduling-based Medium Access Control protocol to adjust operation effective during data transmission periods. For example, channel estimation and transmission power adjustments are made based on indications provided by received signals.
摘要翻译：在基于调度的媒体访问控制协议的信令周期期间导出的信息的方法和系统在数据传输期间调整操作有效。例如，基于接收到的信号提供的指示来进行信道估计和发送功率调整。

13. 发明授权

US07779338B2 Deinterleaver and dual-viterbi decoder architecture 有权
标题翻译：去交织器和双维特比解码器架构
公开(公告)号：US07779338B2
公开(公告)日：2010-08-17
申请号：US11490844
申请日：2006-07-21
申请人： Mustafa Altintas , Turgut Aytur , Ravishankar H. Mahadevappa , Feng Shi , Stephan ten Brink , Ran Yan
发明人： Mustafa Altintas , Turgut Aytur , Ravishankar H. Mahadevappa , Feng Shi , Stephan ten Brink , Ran Yan
IPC分类号： H03M13/03
CPC分类号： H03M13/41 , H03M13/27 , H03M13/6561 , H03M13/6566 , H04L1/0054 , H04L1/0059 , H04L1/0068 , H04L1/0071 , H04L1/06
摘要： Pairs of parallel Viterbi decoders use windowed block data for decoding data at rates above 320 Mbps. Memory banks of the deinterleavers feeding the decoders operate such that some are receiving data while others are sending data to the decoders. Parallel input streams to every pair of decoders overlap for several traceback lengths of the decoder causing data input to a first decoder at the end of an input stream to be the same as the data input to a second decoder of the same pair at the beginning of an input stream. Then, the first decoder is able to post-synchronize its path metric with the second decoder and the second decoder is able to pre-synchronize its path metric with the first. Either, the deinterleaver data length is an integer multiple of the traceback length or the data input to only the first block of the first interleaver is padded.
摘要翻译：一对并行维特比解码器使用窗口块数据，以高于320 Mbps的速率解码数据。供给解码器的解交织器的存储器操作，使得一些接收数据，而其他数据传送到解码器。对于每对解码器的并行输入流与解码器的几个回溯长度重叠，导致在输入流结束时输入到第一解码器的数据输入与输入到相同对的第二解码器的数据相同一个输入流。然后，第一解码器能够与第二解码器后同步其路径度量，并且第二解码器能够将其路径度量与第一解码器预先同步。或者，解交织器数据长度是回溯长度的整数倍，或仅填充第一交织器的第一块的数据输入。

14. 发明申请

US20050260967A1 Dynamic AC-coupled DC offset correction 有权
标题翻译：动态AC耦合直流偏移校正
公开(公告)号：US20050260967A1
公开(公告)日：2005-11-24
申请号：US10850774
申请日：2004-05-21
申请人： Turgut Aytur
发明人： Turgut Aytur
IPC分类号： H04B1/10 , H04B1/30
CPC分类号： H04B1/30
摘要： Methods and systems that utilize AC-coupled filtering to reduce DC offset, with aspects dynamically correcting instantaneous DC offset generated from the AC-coupled filtering. A DC offset correction circuit for an radio frequency (rf) receiver comprises a switchable high pass filter receiving a downconverted rf signal. The switchable high pass filter has N selectable corner frequencies, where N is greater than two.
摘要翻译：利用交流耦合滤波来减少直流偏移的方法和系统，方面动态校正从交流耦合滤波产生的瞬时直流偏移。用于射频（rf）接收机的DC偏移校正电路包括接收下变频RF信号的可切换高通滤波器。可切换高通滤波器具有N个可选转角频率，其中N大于2。

15. 发明申请

US20070280366A1 CHANNEL ESTIMATION 有权
标题翻译：频道估计
公开(公告)号：US20070280366A1
公开(公告)日：2007-12-06
申请号：US11757247
申请日：2007-06-01
申请人： Turgut Aytur , Stephan ten Brink , Ravishankar H. Mahadevappa , Ran Yan
发明人： Turgut Aytur , Stephan ten Brink , Ravishankar H. Mahadevappa , Ran Yan
IPC分类号： H04K1/10
CPC分类号： H04L25/0228 , H04L25/022 , H04L27/2647
摘要： A receiver including a channel estimation function in which an initial channel estimate is filtered to increase receiver operation, particularly when the receiver may only have a limited number of channel estimation symbols with which to form the channel estimate. In some embodiments the filtering is performed by transforming the initial channel estimate to the time domain, zeroing some of the samples to filter the time domain channel estimate, and transforming the filtered time domain channel estimate to the frequency domain for use in channel compensation.
摘要翻译：一种包括信道估计功能的接收机，其中对初始信道估计进行滤波以增加接收机操作，特别是当接收机只能具有用于形成信道估计的有限数量的信道估计符号时。在一些实施例中，通过将初始信道估计变换到时域来执行滤波，对某些采样进行归零以对时域信道估计进行滤波，并将经滤波的时域信道估计变换到频域以用于信道补偿。

16. 发明申请

US20070067704A1 Deinterleaver and dual-viterbi decoder architecture 有权
标题翻译：去交织器和双维特比解码器架构
公开(公告)号：US20070067704A1
公开(公告)日：2007-03-22
申请号：US11490844
申请日：2006-07-21
申请人： Mustafa Altintas , Turgut Aytur , Ravishankar Mahadevappa , Feng Shi , Stephan Brink , Ran Yan
发明人： Mustafa Altintas , Turgut Aytur , Ravishankar Mahadevappa , Feng Shi , Stephan Brink , Ran Yan
IPC分类号： H03M13/03
CPC分类号： H03M13/41 , H03M13/27 , H03M13/6561 , H03M13/6566 , H04L1/0054 , H04L1/0059 , H04L1/0068 , H04L1/0071 , H04L1/06
摘要： Pairs of parallel Viterbi decoders use windowed block data for decoding data at rates above 320 Mbps. Memory banks of the deinterleavers feeding the decoders operate such that some are receiving data while others are sending data to the decoders. Parallel input streams to every pair of decoders overlap for several traceback lengths of the decoder causing data input to a first decoder at the end of an input stream to be the same as the data input to a second decoder of the same pair at the beginning of an input stream. Then, the first decoder is able to post-synchronize its path metric with the second decoder and the second decoder is able to pre-synchronize its path metric with the first. Either, the deinterleaver data length is an integer multiple of the traceback length or the data input to only the first block of the first interleaver is padded.
摘要翻译：一对并行维特比解码器使用窗口块数据，以高于320 Mbps的速率解码数据。供给解码器的解交织器的存储器操作，使得一些接收数据，而其他数据传送到解码器。对于每对解码器的并行输入流与解码器的几个回溯长度重叠，导致在输入流结束时输入到第一解码器的数据输入与输入到相同对的第二解码器的数据相同一个输入流。然后，第一解码器能够与第二解码器后同步其路径度量，并且第二解码器能够将其路径度量与第一解码器预先同步。或者，解交织器数据长度是回溯长度的整数倍，或仅填充第一交织器的第一块的数据输入。

17. 发明授权

US08457162B2 Packet detection 有权
标题翻译：数据包检测
公开(公告)号：US08457162B2
公开(公告)日：2013-06-04
申请号：US11506193
申请日：2006-08-16
申请人： Turgut Aytur , Stephan ten Brink , Ravishankar H. Mahadevappa , Ran Yan
发明人： Turgut Aytur , Stephan ten Brink , Ravishankar H. Mahadevappa , Ran Yan
IPC分类号： H04J3/06
CPC分类号： H04L7/042 , H04B1/7183 , H04L27/2656 , H04L27/2675 , H04L27/2676 , H04W24/00
摘要： An apparatus for and a method of performing packet detection in a receiver is provided. The apparatus is configured to determine a measure of a correlation between information of one or more received symbols and synchronization information. The apparatus is also configured to determine a measure of an energy value of one or more of the received symbols. The apparatus is also configured to determine if a packet has been detected based on the measure of the correlation and the measure of the energy value of the one or more received symbols.
摘要翻译：提供了一种用于在接收机中执行分组检测的装置和方法。该装置被配置为确定一个或多个接收到的符号的信息与同步信息之间的相关性的度量。该装置还被配置为确定一个或多个接收符号的能量值的度量。该装置还被配置为基于相关性的测量和一个或多个接收符号的能量值的测量来确定是否已经检测到分组。

18. 发明申请

US20120238231A1 Dynamic AC-Coupled DC Offset Correction 审中-公开
标题翻译：动态AC耦合直流偏移校正
公开(公告)号：US20120238231A1
公开(公告)日：2012-09-20
申请号：US13461981
申请日：2012-05-02
申请人： Turgut Aytur
发明人： Turgut Aytur
IPC分类号： H04B1/10
CPC分类号： H04B1/30
摘要： A method, using an AC-coupled filter, reduces DC offset in a downconverted signal in a wireless receiver receiving a signal including a preamble, the method including: changing the corner frequency of the AC-coupled filter a plurality of times during reception of the preamble. In another implementation, a receiver includes a DC offset correction system. The receiver includes a mixer downconverting a received signal to form a downconverted signal; a first AC-coupled high pass filter having an input in at least one-way data communication with the mixer, the first AC-coupled high pass filter having a switchable corner frequency dependent on a frame state of a received signal; and a plurality of second AC-coupled high pass filters coupled to an output of the first AC-coupled high pass filter, each of the plurality of second AC-coupled high pass filters have a switchable corner frequency.
摘要翻译：使用AC耦合滤波器的方法减少了在接收包括前导码的信号的无线接收机中的下变频信号中的DC偏移，所述方法包括：在接收到所述AC耦合滤波器的接收期间多次改变AC耦合滤波器的转角频率前言。在另一实现中，接收机包括DC偏移校正系统。接收机包括下变频接收信号以形成下变频信号的混频器; 第一AC耦合高通滤波器，其具有与混频器的至少单向数据通信的输入，第一AC耦合高通滤波器具有取决于接收信号的帧状态的可切换转角频率; 以及耦合到所述第一交流耦合高通滤波器的输出的多个第二AC耦合高通滤波器，所述多个第二AC耦合高通滤波器中的每一个具有可切换的转角频率。

19. 发明申请

US20120220249A1 Dynamic AC-Coupled DC Offset Correction 有权
标题翻译：动态AC耦合直流偏移校正
公开(公告)号：US20120220249A1
公开(公告)日：2012-08-30
申请号：US13461952
申请日：2012-05-02
申请人： Turgut Aytur
发明人： Turgut Aytur
IPC分类号： H04B1/18
CPC分类号： H04B1/30
摘要： Systems are disclosed that utilize AC-coupled filtering to reduce DC offset, with aspects dynamically correcting instantaneous DC offset generated from the AC-coupled filtering. A DC offset correction circuit for an radio frequency (rf) receiver, comprising a switchable high pass filter configured to receive a signal, the switchable high pass filter including a plurality of high pass filters connected in parallel, wherein at least one of the plurality of high pass filters has a tunable corner frequency.
摘要翻译：公开了利用AC耦合滤波来减少DC偏移的系统，其中动态地校正从AC耦合滤波产生的瞬时DC偏移。一种用于射频（rf）接收机的DC偏移校正电路，包括被配置为接收信号的可切换高通滤波器，所述可切换高通滤波器包括并联连接的多个高通滤波器，其中所述多个高通滤波器具有可调转角频率。

20. 发明授权

US08254480B2 Automatic gain control for frequency-hopped OFDM 有权
标题翻译：跳频OFDM自动增益控制
公开(公告)号：US08254480B2
公开(公告)日：2012-08-28
申请号：US13044157
申请日：2011-03-09
申请人： Turgut Aytur , Stephan ten Brink , Ravishankar H. Mahadevappa , Ran Yan
发明人： Turgut Aytur , Stephan ten Brink , Ravishankar H. Mahadevappa , Ran Yan
IPC分类号： H04K1/10 , H04L27/28
CPC分类号： H04L27/2601 , H03G3/3068 , H04B1/71637 , H04L27/2647
摘要： An automatic gain control method and system for use in signal processing of OFDM symbols at a receiver. Two stages of coarse and fine automatic gain control are implemented that adjust different gains in an analog RF processing stage of the receiver. Gain of a low noise amplifier and a mixer are adjusted during a first and coarse automatic gain control stage based on feedback from a digital baseband stage. During a subsequent fine gain control period, the gain of a programmable gain amplifier is adjusted separately for each frequency band used by the OFDM symbols based on a histogram bin that counts the number of output samples of an analog to digital converter whose magnitude falls within certain ranges. Coarse and fine gains are updated after each OFDM symbol.
摘要翻译：一种用于在接收机处对OFDM符号进行信号处理的自动增益控制方法和系统。实现两级粗略和精细的自动增益控制，可在接收机的模拟RF处理阶段调整不同的增益。基于来自数字基带级的反馈，在第一和粗略的自动增益控制级中调整低噪声放大器和混频器的增益。在随后的精细增益控制周期期间，可编程增益放大器的增益分别针对由OFDM符号使用的每个频带进行调整，所述频带基于对其幅度在一定范围内的模数转换器的输出样本数进行计数的直方图单元范围。在每个OFDM符号之后更新粗和细增益。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式