专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明授权

US5912978A Loudspeaker 失效
标题翻译：喇叭
公开(公告)号：US5912978A
公开(公告)日：1999-06-15
申请号：US979754
申请日：1997-11-26
申请人： Peter Charles Eastty , Christopher Sleight , Peter Damien Thorpe
发明人： Peter Charles Eastty , Christopher Sleight , Peter Damien Thorpe
IPC分类号： H04R1/26 , H03H17/02 , H04R1/00 , H04R27/00 , H04R25/00
CPC分类号： H04R1/005
摘要： A loudspeaker comprises a yoke; one or more vibration driving coils disposed so as to interact magnetically with the yoke when an electrical current flows through the coils; and one or more signal amplifying devices mounted on or near the yoke, the amplifying devices being operable to receive an input audio signal, to amplify the input signal to generate an amplified signal, and to supply the amplified signal to the vibration driving coils.
摘要翻译：扬声器包括一个轭; 一个或多个振动驱动线圈，其设置成当电流流经线圈时与轭铁磁耦合; 以及安装在磁轭上或附近的一个或多个信号放大装置，放大装置可操作以接收输入音频信号，放大输入信号以产生放大信号，并将放大的信号提供给振动驱动线圈。

12. 发明授权

US08675649B2 Audio network system and method of detecting topology in audio signal transmitting system 有权
公开(公告)号：US08675649B2
公开(公告)日：2014-03-18
申请号：US12620494
申请日：2009-11-17
申请人： Nathan Bentall , Eamon Hughes , Peter Charles Eastty , Michael John Hunter Smith , Ken Iwayama , Peter Damien Thorpe , Masahiro Shimizu
发明人： Nathan Bentall , Eamon Hughes , Peter Charles Eastty , Michael John Hunter Smith , Ken Iwayama , Peter Damien Thorpe , Masahiro Shimizu
IPC分类号： H04L12/28 , H04L12/64
CPC分类号： H04L45/00
摘要： In an audio network system constructed from a main node and a plurality of satellite nodes each having a plurality of ports, the main node generates and transmits a main packet including audio signals of a plurality of channels. Each satellite node selects one of the plurality of ports in turn, and confirms whether the main packet arrives at the selected port every predetermined period or not. When the main packet arrives at the selected port every predetermined period, the main packet is received via the port by continuing selection of the port. In the case where reception of the main packet is lost, one is selected from the plurality of ports in turn, the operation to confirm arrival of the main packet is restarted, and another port at which the main packet arrives at the present stage is automatically found.

13. 发明申请

US20130114830A1 DETERMINING A CONFIGURATION FOR AN AUDIO PROCESSING OPERATION 有权
标题翻译：确定音频处理操作的配置
公开(公告)号：US20130114830A1
公开(公告)日：2013-05-09
申请号：US13519966
申请日：2010-10-07
申请人： Peter Charles Eastty
发明人： Peter Charles Eastty
IPC分类号： H04R3/06
CPC分类号： H04R3/06 , H04R2205/024 , H04S3/00 , H04S7/301
摘要： A computer-implemented method of determining a configuration for an audio processing operation, wherein the audio processing operation comprises a predetermined set of one or more audio processing sub-operations, each audio processing sub-operation being configurable with one or more respective configuration parameters, the method comprising: specifying the predetermined set of one or more audio processing sub-operations; specifying a target frequency response; and performing a convergent optimization process to determine a configuration for the audio processing operation that reduces a difference between the frequency response of the audio processing operation and the target frequency response, wherein the configuration comprises a respective value for each configuration parameter of each audio processing sub-operation.
摘要翻译：一种用于确定音频处理操作的配置的计算机实现的方法，其中所述音频处理操作包括预定的一个或多个音频处理子操作集合，每个音频处理子操作可配置有一个或多个相应的配置参数，该方法包括：指定一个或多个音频处理子操作的预定集合; 指定目标频率响应; 并且执行收敛优化处理以确定减少音频处理操作的频率响应与目标频率响应之间的差异的音频处理操作的配置，其中，所述配置包括每个音频处理子级的每个配置参数的相应值操作。

14. 发明授权

US07884745B2 Analogue to digital conversion 失效
标题翻译：模拟数字转换
公开(公告)号：US07884745B2
公开(公告)日：2011-02-08
申请号：US11911599
申请日：2006-03-21
申请人： Peter Charles Eastty , Nicholas George Tembe
发明人： Peter Charles Eastty , Nicholas George Tembe
IPC分类号： H03M1/00
CPC分类号： H03M1/187 , H03M1/188
摘要： An analog-to-digital conversion arrangement converting an input analog signal into an output digital representation. Two or more analog-to-digital conversion paths each applying a conversion mapping between input analog signal magnitudes and respective digital values generate an intermediate representation of the input analog signal, the conversion paths being operable to apply different respective conversion mappings. An output circuit combines the intermediate representations from at least two conversion paths to generate the output digital representation, the intermediate representations being combined according to a weighting dependent on the magnitude of the input analog signal. At least one of the conversion paths has an enhanced sensitivity mode appropriate to a range of magnitudes of the input signal that are below a threshold magnitude. Control logic inhibits operation in the enhanced sensitivity mode if the magnitude of the input analog signal exceeds the threshold magnitude.
摘要翻译：将输入模拟信号转换为输出数字表示的模数转换装置。每个在输入模拟信号幅度和相应数字值之间应用转换映射的两个或多个模数转换路径产生输入模拟信号的中间表示，转换路径可操作以应用不同的相应转换映射。输出电路组合来自至少两个转换路径的中间表示以产生输出数字表示，所述中间表示根据与所输入的模拟信号的幅度有关的加权来组合。至少一个转换路径具有适合于低于阈值大小的输入信号的幅度范围的增强灵敏度模式。如果输入模拟信号的幅度超过阈值幅度，则控制逻辑禁止增强灵敏度模式下的操作。

15. 发明授权

US06377193B1 System for converting between non-logarithmic values and logarithmic values 有权
标题翻译：用于在非对数值和对数值之间进行转换的系统
公开(公告)号：US06377193B1
公开(公告)日：2002-04-23
申请号：US09514038
申请日：2000-02-25
申请人： Peter Charles Eastty , Peter Damien Thorpe , Christopher Sleight
发明人： Peter Charles Eastty , Peter Damien Thorpe , Christopher Sleight
IPC分类号： H03M750
CPC分类号： H03M7/3013 , G06F7/556
摘要： An audio signal processor for processing 1-bit signals, comprises an input 40 for receiving a 1-bit signal, means 41, 42 for applying a predetermined filter characteristic to the 1-bit signal whereby the signal is also converted to an n-bit signal where n is greater than one, means 43 for determining the absolute value of the n-bit signal, means 46, 51 for producing a dynamics control signal dependent on the said absolute value, means 48 for applying the dynamics control signal to the 1-bit input signal, and means 49 for requantizing the dynamics controlled signal as a 1-bit signal and shaping the noise in the requantized 1-bit signal. Circuits for producing LOG base 2 and the corresponding anti-log are also disclosed.
摘要翻译：用于处理1位信号的音频信号处理器包括用于接收1位信号的输入端40，用于对1位信号施加预定的滤波特性的装置41,42，由此信号也被转换成n位信号，其中n大于1，用于确定n位信号的绝对值的装置43，用于产生取决于所述绝对值的动力学控制信号的装置46,51，用于将动态控制信号施加到1 以及用于将动态控制信号重新量化为1比特信号并对重新量化的1比特信号中的噪声进行整形的装置49。还公开了用于生成LOG基础2的电路和相应的反对数。

16. 发明授权

US06286020B1 Signal processor delta-sigma modulator stage 失效
标题翻译：信号处理器delta-sigma调制器级
公开(公告)号：US06286020B1
公开(公告)日：2001-09-04
申请号：US08979761
申请日：1997-11-26
申请人： Peter Charles Eastty , Christopher Sleight , Peter Damien Thorpe , James Andrew Scott Angus
发明人： Peter Charles Eastty , Christopher Sleight , Peter Damien Thorpe , James Andrew Scott Angus
IPC分类号： G06F1710
CPC分类号： H03M7/3006 , H03M7/3042
摘要： A 1-bit nth order Delta Sigma Modulator where n is at least one comprises a linear signal processing section (50) which processes the 1-bit signal and produces a p bit output, a filter (52) which filters the p bit signal, an adder (53) a quantizer Q coupled to the output of the adder (53) to quantize a p bit signal to a 1-bit output signal, and a noise shaping section 51 which feeds the 1-bit output signal back to the adder 53.
摘要翻译： 1位n阶ΔΣ调制器，其中n至少为1包括处理1位信号并产生ap位输出的线性信号处理部分（50），对P位信号进行滤波的滤波器（52）加法器（53）耦合到加法器（53）的输出的量化器Q，以将ap位信号量化到1位输出信号;以及噪声整形部分51，将1位输出信号反馈给加法器53。

17. 发明授权

US06281885B1 Audio processing 有权
标题翻译：音频处理
公开(公告)号：US06281885B1
公开(公告)日：2001-08-28
申请号：US09178333
申请日：1998-10-23
申请人： Peter Charles Eastty , Peter Damien Thorpe , Christopher Sleight
发明人： Peter Charles Eastty , Peter Damien Thorpe , Christopher Sleight
IPC分类号： G09G500
CPC分类号： G06F3/16 , G06F3/04847 , H04H60/04
摘要： Audio processing apparatus comprises an audio processor operable to apply one or more processing operations from a set of audio processing operations to an input audio signal; adjustment controls for adjusting processing parameters associated with each of the set of processing operations; a display screen for displaying icons representing each processing operation of the set of audio processing operations; and a detector for detecting user operation of the adjustment controls associated with an a processing operation and, in response to such a detection, for displacing the display position of the icon associated with that processing operation.
摘要翻译：音频处理装置包括音频处理器，可操作以将一个或多个处理操作从一组音频处理操作应用到输入音频信号; 用于调整与所述一组处理操作中的每一个相关联的处理参数的调整控制; 显示屏，用于显示表示所述一组音频处理操作的每个处理操作的图标; 以及检测器，用于检测与处理操作相关联的调节控制的用户操作，并且响应于这种检测，移动与该处理操作相关联的图标的显示位置。

18. 发明授权

US06188344B1 Signal processors 失效
标题翻译：信号处理器
公开(公告)号：US06188344B1
公开(公告)日：2001-02-13
申请号：US08979687
申请日：1997-11-26
申请人： Peter Charles Eastty , Christopher Sleight , Peter Damien Thorpe
发明人： Peter Charles Eastty , Christopher Sleight , Peter Damien Thorpe
IPC分类号： H03M300
CPC分类号： H03M7/3015
摘要： A 1-bit signal processor receives a 1-bit signal having a first sampling rate eg 64 fs. An upconverter (41) increases the sampling rate to eg 128 fs. A series of Delta Sigma Modulators (42, 43) processes the signal. The processed signal is down-converted by a converter (44) to 64 fs. As least the Delta Sigma Modulators may be implemented on an integrated circuit. The down-converter is arranged to prevent noise being folded back into the signal band.
摘要翻译： 1位信号处理器接收具有第一采样率（例如64fs）的1比特信号。上变频器（41）将采样率提高到128 fs。一系列Delta Sigma调制器（42,43）处理信号。经处理的信号由转换器（44）下变频至64fs。至少ΔΣ调制器可以在集成电路上实现。下变换器被布置成防止噪声被折回到信号带中。

19. 发明授权

US6061007A 1-bit signal processing system 失效
标题翻译： 1位信号处理系统
公开(公告)号：US6061007A
公开(公告)日：2000-05-09
申请号：US979251
申请日：1997-11-26
申请人： Peter Charles Eastty , Christopher Sleight , Peter Damien Thorpe
发明人： Peter Charles Eastty , Christopher Sleight , Peter Damien Thorpe
IPC分类号： H03M7/00 , H03M7/42 , H03M3/00
CPC分类号： H03M7/3013 , H03M7/42
摘要： A 1-bit signal (44) is compressed (40, 41) by dividing it into a series of n-bit words and encoding the words according to the probability of their occurrence.
摘要翻译：通过将1比特信号（44,41）分成一系列n比特字来对其进行编码，并根据它们发生的概率进行编码。

20. 发明授权

US6020837A Signal processors 失效
标题翻译：信号处理器
公开(公告)号：US6020837A
公开(公告)日：2000-02-01
申请号：US979687
申请日：1997-11-26
申请人： Peter Charles Eastty , Christopher Sleight , Peter Damien Thorpe
发明人： Peter Charles Eastty , Christopher Sleight , Peter Damien Thorpe
IPC分类号： H03M1/08 , H03M7/32 , H04B14/04 , H03M3/00
CPC分类号： H03M7/3015
摘要： A 1-bit signal processor receives a 1-bit signal having a first sampling rate eg 64 fs. An upconverter (41) increases the sampling rate to eg 128 fs. A series of Delta Sigma Modulators (42, 43) processes the signal. The processed signal is down-converted by a converter (44) to 64 fs. As least the Delta Sigma Modulators may be implemented on an integrated circuit. The down-converter is arranged to prevent noise being folded back into the signal band.
摘要翻译： 1位信号处理器接收具有第一采样率（例如64fs）的1比特信号。上变频器（41）将采样率提高到128 fs。一系列Delta Sigma调制器（42,43）处理信号。经处理的信号由转换器（44）下变频至64fs。至少ΔΣ调制器可以在集成电路上实现。下变换器被布置成防止噪声被折回到信号带中。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式