专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明授权

US08009584B1 System and method for implementing an IRC across multiple network devices 有权
标题翻译：跨多个网络设备实现IRC的系统和方法
公开(公告)号：US08009584B1
公开(公告)日：2011-08-30
申请号：US09877120
申请日：2001-06-11
申请人： Somnath Viswanath , Marufa Kaniz
发明人： Somnath Viswanath , Marufa Kaniz
IPC分类号： H04L12/28
CPC分类号： H04L49/552 , H04L49/351
摘要： A system includes a plurality of network devices and an external memory. Each network device includes an address table. The external memory includes a group of address tables corresponding to the address tables of the network devices. The system monitors the address table associated with each of the network devices, detects whether one of the address tables has been updated, and updates the corresponding address table in the external memory in response to detecting an update to one of the address tables.
摘要翻译：系统包括多个网络设备和外部存储器。每个网络设备包括一个地址表。外部存储器包括与网络设备的地址表相对应的一组地址表。系统监视与每个网络设备相关联的地址表，检测地址表是否已被更新，并且响应于检测到对其中一个地址表的更新而更新外部存储器中的相应地址表。

12. 发明授权

US07099325B1 Alternately accessed parallel lookup tables for locating information in a packet switched network 有权
标题翻译：用于在分组交换网络中定位信息的可选择的并行查找表
公开(公告)号：US07099325B1
公开(公告)日：2006-08-29
申请号：US09851934
申请日：2001-05-10
申请人： Marufa Kaniz , Somnath Viswanath
发明人： Marufa Kaniz , Somnath Viswanath
IPC分类号： H04L12/56
CPC分类号： H04L29/12009 , H04L45/745 , H04L49/15 , H04L49/3009 , H04L49/351 , H04L61/00 , H04L69/22
摘要： An address lookup table in a multiport switch is implemented as a plurality of address sub-tables. Entries in the address sub-tables are stored at row addresses based on a hash of the information in the entry. Hash collisions are stored in a common heap as a linked list of chained values. Entries in the address sub-tables at any particular address are alternated between the address sub-tables. A search of the address sub-table for the particular entry is performed simultaneously on the plurality of address sub-tables. In this manner, the total memory size of the address table can be increased relative to a single address sub-table while decreasing the length of the longest chain length and the length of the average chain length.
摘要翻译：多端口交换机中的地址查找表被实现为多个地址子表。地址子表中的条目基于条目中信息的散列值存储在行地址中。哈希冲突作为链接值的链表存储在公共堆中。任何地址子表中的地址子表中的条目在地址子表之间交替。在多个地址子表上同时执行特定条目的地址子表的搜索。以这种方式，可以相对于单个地址子表增加地址表的总存储器大小，同时减少最长链长度和平均链长度的长度。

13. 发明授权

US06963566B1 Multiple address lookup engines running in parallel in a switch for a packet-switched network 失效
标题翻译：用于分组交换网络的交换机中并行运行的多个地址查找引擎
公开(公告)号：US06963566B1
公开(公告)日：2005-11-08
申请号：US09851935
申请日：2001-05-10
申请人： Marufa Kaniz , Somnath Viswanath
发明人： Marufa Kaniz , Somnath Viswanath
IPC分类号： H04L12/56
CPC分类号： H04L45/745 , H04L49/3009 , H04L49/351
摘要： A multiport device includes an internal rules checking (IRC) circuit that makes frame forwarding decisions for frames received from a network. The IRC circuit includes multiple frame lookup components implemented in parallel. More particularly, each of the multiple frame lookup components includes a source address lookup component and a destination address lookup component, and an address table. The source address lookup component and the destination address lookup component accesses the address table to determine the correct forwarding information for a frame. If an address is not present in the table, a source address learning component updates the table. The source address learning component may be shared by each of the multiple frame lookup components.
摘要翻译：多端口设备包括对从网络接收的帧进行帧转发决定的内部规则检查（IRC）电路。 IRC电路包括并行实现的多个帧查找组件。更具体地，多个帧查找组件中的每一个包括源地址查找组件和目的地地址查找组件以及地址表。源地址查找组件和目的地址查找组件访问地址表以确定帧的正确转发信息。如果表中不存在地址，源地址学习组件将更新表。源地址学习组件可以被多个帧查找组件中的每一个共享。

14. 发明授权

US07826614B1 Methods and apparatus for passing initialization vector information from software to hardware to perform IPsec encryption operation 有权
标题翻译：将初始化矢量信息从软件传递到硬件进行IPsec加密操作的方法和装置
公开(公告)号：US07826614B1
公开(公告)日：2010-11-02
申请号：US10816661
申请日：2004-04-02
申请人： Marufa Kaniz , Jeffrey Dwork
发明人： Marufa Kaniz , Jeffrey Dwork
IPC分类号： H04L9/00
CPC分类号： H04L9/0643 , H04L9/0637 , H04L63/164 , H04L2209/125 , H04L2209/20
摘要： A network interface system is presented for interfacing a host system with a network, including a bus interface system, a media access control system, a memory system, a security system, and a descriptor management system, wherein the descriptor management system obtains initialization vector information from the host system and provides the initialization vector information to the security system. A method of encrypting outgoing data in a network interface system is provided, comprising providing initialization vector information from a descriptor to a security system in a network interface system, selectively encrypting or authenticating outgoing data using the security system, and selectively employing an initialization vector from the outgoing data to perform CBC encryption of the outgoing data according to the initialization vector information.
摘要翻译：提供了一种网络接口系统，用于将主机系统与网络接口，包括总线接口系统，媒体访问控制系统，存储系统，安全系统和描述符管理系统，其中描述符管理系统获得初始化向量信息从主机系统提供初始化向量信息给安全系统。提供了一种在网络接口系统中加密输出数据的方法，包括：从网络接口系统中的描述符向安全系统提供初始化向量信息，使用安全系统选择性地加密或认证输出数据，并选择性地采用来自输出数据根据初始化向量信息执行对输出数据的CBC加密。

15. 发明授权

US06407960B1 Arrangement for programming selected device registers during initialization from an external memory 有权
标题翻译：从外部存储器初始化期间对选定器件寄存器进行编程的布置
公开(公告)号：US06407960B1
公开(公告)日：2002-06-18
申请号：US09654831
申请日：2000-09-01
申请人： Chandan Egbert , Marufa Kaniz
发明人： Chandan Egbert , Marufa Kaniz
IPC分类号： G11C800
CPC分类号： G06F9/4411
摘要： An integrated device includes an external memory interface that includes address decoding logic configured for identifying a destination device register based on register address information retrieved from an external memory. The external memory interface, upon identifying the destination device register, loads the destination device register with register data read from the external memory, for example contiguously following the corresponding register address information. Hence, the integrated device can be programmed on a per register basis, without the necessity of an EEPROM map.
摘要翻译：集成设备包括外部存储器接口，其包括被配置为基于从外部存储器检索的寄存器地址信息来识别目的地设备寄存器的地址解码逻辑。外部存储器接口在识别目标设备寄存器时，将目的地设备寄存器加载到从外部存储器读取的寄存器数据，例如连续地跟随对应的寄存器地址信息。因此，可以在每个寄存器的基础上对集成器件进行编程，而无需使用EEPROM映射。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式