会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 11. 发明授权
    • Shift register circuit
    • 移位寄存器电路
    • US08351563B2
    • 2013-01-08
    • US13206518
    • 2011-08-10
    • Yu-Chung YangYung-Chih ChenKuo-Hua HsuKuo-Chang Su
    • Yu-Chung YangYung-Chih ChenKuo-Hua HsuKuo-Chang Su
    • G11C19/00
    • G09G3/3677G09G2310/0286G11C19/287
    • A shift register circuit includes plural shift register stages for providing plural gate signals. The Nth shift register stage of the shift register stages includes an input unit, a pull-up unit and a pull-down unit. The input unit is put in use for outputting an Nth driving control voltage according to an (N−1)th gate signal and an (N−2)th driving control voltage which are generated respectively by the (N−1) th shift register stage and the (N−2) th shift register stage of the shift register stages. The pull-up unit pulls up an Nth gate signal according to the Nth driving control voltage and a system clock. The pull-down unit pulls down the Nth gate signal and the Nth driving control voltage according to an (N+2)th gate signal generated by the (N+2)th shift register stage of the shift register stages.
    • 移位寄存器电路包括用于提供多个门信号的多个移位寄存器级。 移位寄存器级的第N个移位寄存器级包括一个输入单元,一个上拉单元和一个下拉单元。 输入单元被用于根据第(N-1)个第(N-1)个移位寄存器产生的第(N-1)门信号和第(N-2)个驱动控制电压来输出第N驱动控制电压 级和移位寄存器级的(N-2)移位寄存器级。 上拉单元根据第N个驱动控制电压和系统时钟提取第N个门信号。 下拉单元根据由移位寄存器级的第(N + 2)个移位寄存器级产生的第(N + 2)门信号来拉下第N栅极信号和第N驱动控制电压。
    • 14. 发明申请
    • SHIFT REGISTER AND DRIVING METHOD THEREOF
    • 移动寄存器及其驱动方法
    • US20120169581A1
    • 2012-07-05
    • US13270333
    • 2011-10-11
    • Kuo-Chang SUYung-Chih ChenKuo-Hua Hsu
    • Kuo-Chang SUYung-Chih ChenKuo-Hua Hsu
    • G09G3/36G11C19/00
    • G11C19/28G09G2310/0267G09G2310/0286G11C19/285
    • A shift register includes a signal input unit for receiving and providing an input signal, a signal output unit for controlling whether outputting a clock signal according to the input signal provided by the signal input unit, and a plurality of stable modules. Each of the stable modules is electrically coupled to an output terminal of the signal input unit, an output terminal of the signal output unit, and a default potential. Each of the stable modules receives a corresponding operation signal and is enabled in a duty of the corresponding operation signal, such that both the output terminal of the signal input unit and the output terminal of the signal output unit are electrically coupled to the default potential when the input signal is disabled. Before one of the stable modules is disabled, another of the stable modules has already been enabled.
    • 移位寄存器包括用于接收和提供输入信号的信号输入单元,用于根据由信号输入单元提供的输入信号来控制是否输出时钟信号的信号输出单元和多个稳定模块。 每个稳定模块电耦合到信号输入单元的输出端,信号输出单元的输出端和默认电位。 每个稳定模块接收对应的操作信号,并且在对应的操作信号的占空比中使能,使得信号输入单元的输出端和信号输出单元的输出端都电耦合到默认电位, 输入信号被禁止。 在禁用其中一个稳定模块之前,已经启用了另一个稳定模块。
    • 15. 发明申请
    • SHIFT REGISTER CIRCUIT
    • 移位寄存器电路
    • US20120155604A1
    • 2012-06-21
    • US13206518
    • 2011-08-10
    • Yu-Chung YangYung-Chih ChenKuo-Hua HsuKuo-Chang Su
    • Yu-Chung YangYung-Chih ChenKuo-Hua HsuKuo-Chang Su
    • G11C19/28G11C19/00
    • G09G3/3677G09G2310/0286G11C19/287
    • A shift register circuit includes plural shift register stages for providing plural gate signals. The Nth shift register stage of the shift register stages includes an input unit, a pull-up unit and a pull-down unit. The input unit is put in use for outputting an Nth driving control voltage according to an (N−1)th gate signal and an (N−2)th driving control voltage which are generated respectively by the (N−1) th shift register stage and the (N−2) th shift register stage of the shift register stages. The pull-up unit pulls up an Nth gate signal according to the Nth driving control voltage and a system clock. The pull-down unit pulls down the Nth gate signal and the Nth driving control voltage according to an (N+2)th gate signal generated by the (N+2)th shift register stage of the shift register stages.
    • 移位寄存器电路包括用于提供多个门信号的多个移位寄存器级。 移位寄存器级的第N个移位寄存器级包括一个输入单元,一个上拉单元和一个下拉单元。 输入单元被用于根据第(N-1)个第(N-1)个移位寄存器产生的第(N-1)门信号和第(N-2)个驱动控制电压来输出第N驱动控制电压 级和移位寄存器级的(N-2)移位寄存器级。 上拉单元根据第N个驱动控制电压和系统时钟提取第N个门信号。 下拉单元根据由移位寄存器级的第(N + 2)个移位寄存器级产生的第(N + 2)门信号来拉下第N栅极信号和第N驱动控制电压。
    • 19. 发明授权
    • Switch device and shift register circuit using the same
    • 开关器件和移位寄存器电路使用相同
    • US08494108B2
    • 2013-07-23
    • US13186489
    • 2011-07-20
    • Kuo-Hua HsuYung-Chih ChenChun-Huan Chang
    • Kuo-Hua HsuYung-Chih ChenChun-Huan Chang
    • G11C19/00
    • G11C19/28G09G3/3677G09G2300/0408G09G2310/0283G09G2310/0286G09G2330/021
    • A shift register circuit includes plural shift register stages for providing plural gate signals. Each shift register stage includes an input unit and a pull-up unit. The pull-up unit is utilized for pulling up a gate signal according to a system clock and a driving control voltage. The input unit is employed for outputting the driving control voltage according to a control signal and an input signal. The input unit includes a switch device having a first transistor and a second transistor. The first transistor has a first end for receiving the input signal, a gate end for receiving the control signal, and a second end. The second transistor has a first end electrically connected to the second end of the first transistor, a gate end electrically connected to the first end of the first transistor, and a second end for outputting the driving control voltage.
    • 移位寄存器电路包括用于提供多个门信号的多个移位寄存器级。 每个移位寄存器级包括输入单元和上拉单元。 上拉单元用于根据系统时钟和驱动控制电压提升门信号。 输入单元用于根据控制信号和输入信号输出驱动控制电压。 输入单元包括具有第一晶体管和第二晶体管的开关器件。 第一晶体管具有用于接收输入信号的第一端,用于接收控制信号的门极端和第二端。 第二晶体管具有电连接到第一晶体管的第二端的第一端,电连接到第一晶体管的第一端的栅极端和用于输出驱动控制电压的第二端。
    • 20. 发明申请
    • SWITCH DEVICE AND SHIFT REGISTER CIRCUIT USING THE SAME
    • 切换装置和移位寄存器电路
    • US20120170707A1
    • 2012-07-05
    • US13186489
    • 2011-07-20
    • Kuo-Hua HsuYung-Chih ChenChun-Huan Chang
    • Kuo-Hua HsuYung-Chih ChenChun-Huan Chang
    • G11C19/28H03K17/687
    • G11C19/28G09G3/3677G09G2300/0408G09G2310/0283G09G2310/0286G09G2330/021
    • A shift register circuit includes plural shift register stages for providing plural gate signals. Each shift register stage includes an input unit and a pull-up unit. The pull-up unit is utilized for pulling up a gate signal according to a system clock and a driving control voltage. The input unit is employed for outputting the driving control voltage according to a control signal and an input signal. The input unit includes a switch device having a first transistor and a second transistor. The first transistor has a first end for receiving the input signal, a gate end for receiving the control signal, and a second end. The second transistor has a first end electrically connected to the second end of the first transistor, a gate end electrically connected to the first end of the first transistor, and a second end for outputting the driving control voltage.
    • 移位寄存器电路包括用于提供多个门信号的多个移位寄存器级。 每个移位寄存器级包括输入单元和上拉单元。 上拉单元用于根据系统时钟和驱动控制电压提升门信号。 输入单元用于根据控制信号和输入信号输出驱动控制电压。 输入单元包括具有第一晶体管和第二晶体管的开关器件。 第一晶体管具有用于接收输入信号的第一端,用于接收控制信号的门极端和第二端。 第二晶体管具有电连接到第一晶体管的第二端的第一端,电连接到第一晶体管的第一端的栅极端和用于输出驱动控制电压的第二端。