专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

11. 发明申请

US20130155390A1 FILM THICKNESS MONITOR 有权
标题翻译：电影厚度监视器
公开(公告)号：US20130155390A1
公开(公告)日：2013-06-20
申请号：US13679128
申请日：2012-11-16
申请人： Earl Jensen , Kevin O'Brien , Farhat Quli , Mei Sun
发明人： Earl Jensen , Kevin O'Brien , Farhat Quli , Mei Sun
IPC分类号： G01B11/06
CPC分类号： G01B11/06 , G01B9/02051 , G01B11/0625 , G01B11/0641 , G01B11/0675 , G01B11/0683
摘要： A measurement unit comprising a light source and a photodetector may be formed in a cavity in a substrate. The light source produces light that impinges a material layer and is reflected back to the photodetector. Through methods such as interferometry and ellipsometry, the thickness of the material layer may be calculated from the light intensity data measured by the photodetector. It is emphasized that this abstract is provided to comply with the rules requiring an abstract that will allow a searcher or other reader to quickly ascertain the subject matter of the technical disclosure. It is submitted with the understanding that it will not be used to interpret or limit the scope or meaning of the claims.
摘要翻译：包括光源和光电检测器的测量单元可以形成在基板中的空腔中。光源产生照射材料层并被反射回光电检测器的光。通过诸如干涉测量和椭偏仪的方法，材料层的厚度可以由光电检测器测量的光强度数据计算。要强调的是，该摘要被提供以符合要求抽象的规则，允许搜索者或其他读者快速确定技术公开内容的主题。提交它的理解是，它不会用于解释或限制权利要求的范围或含义。

12. 发明授权

US08108843B2 Hybrid mechanism for more efficient emulation and method therefor 有权
标题翻译：用于更高效仿真的混合机制及其方法
公开(公告)号：US08108843B2
公开(公告)日：2012-01-31
申请号：US10244682
申请日：2002-09-17
申请人： Ravi Nair , John Kevin O'Brien , Kathryn Mary O'Brien , Peter Howland Oden , Daniel Arthur Prener
发明人： Ravi Nair , John Kevin O'Brien , Kathryn Mary O'Brien , Peter Howland Oden , Daniel Arthur Prener
IPC分类号： G06F9/45
CPC分类号： G06F9/45504
摘要： A method (and system) for performing an emulation of an operation of a target computing system, includes interpreting a target instruction, recognizing an unused capacity of a host system when the host system is interpreting the instruction, and performing a translation of the instruction without increasing a time of interpreting the instruction.
摘要翻译：一种用于执行目标计算系统的操作的仿真的方法（和系统）包括解释目标指令，当主机系统解释指令时识别主机系统的未使用容量，并且在没有增加解释说明的时间。

13. 发明授权

US07867891B2 Dual metal interconnects for improved gap-fill, reliability, and reduced capacitance 有权
标题翻译：双金属互连，可提高间隙填充，可靠性和降低电容
公开(公告)号：US07867891B2
公开(公告)日：2011-01-11
申请号：US12316304
申请日：2008-12-10
申请人： Kevin O'brien , Rohan Akolkar , Tejaswi Indukuri , Arnel M. Fajardo
发明人： Kevin O'brien , Rohan Akolkar , Tejaswi Indukuri , Arnel M. Fajardo
IPC分类号： H01L21/4763 , H01L21/44
CPC分类号： H01L21/76879 , H01L21/288 , H01L21/76877 , H01L23/5226 , H01L23/53214 , H01L23/53228 , H01L23/53242 , H01L23/53257 , H01L2924/0002 , H01L2924/00
摘要： Embodiments of apparatus and methods for forming dual metal interconnects are described herein. Other embodiments may be described and claimed.
摘要翻译：本文描述了用于形成双金属互连的装置和方法的实施例。可以描述和要求保护其他实施例。

14. 发明授权

US07844446B2 Method and system for multiprocessor emulation on a multiprocessor host system 失效
标题翻译：多处理器主机系统上多处理器仿真的方法和系统
公开(公告)号：US07844446B2
公开(公告)日：2010-11-30
申请号：US12388728
申请日：2009-02-19
申请人： Erik Richter Altman , Ravi Nair , John Kevin O'Brien , Kathryn Mary O'Brien , Peter Howland Oden , Daniel Arthur Prener , Sumedh Wasudeo Sathaye
发明人： Erik Richter Altman , Ravi Nair , John Kevin O'Brien , Kathryn Mary O'Brien , Peter Howland Oden , Daniel Arthur Prener , Sumedh Wasudeo Sathaye
IPC分类号： G06F9/455
CPC分类号： G06F9/4881 , G06F9/45537 , G06F2209/483
摘要： A method (and system) for executing a multiprocessor program written for a target instruction set architecture on a host computing system having a plurality of processors designed to process instructions of a second instruction set architecture, includes representing each portion of the program designed to run on a processor of the target computing system as one or more program threads to be executed on the host computing system.
摘要翻译：一种用于执行在具有设计成处理第二指令集架构的指令的多个处理器的主机计算系统上针对目标指令集架构编写的多处理器程序的方法（和系统），包括表示程序的每个部分被设计为运行目标计算系统的处理器作为要在主机计算系统上执行的一个或多个程序线程。

15. 发明申请

US20100140804A1 Dual metal interconnects for improved gap-fill, reliability, and reduced capacitance 有权
标题翻译：双金属互连，可提高间隙填充，可靠性和降低电容
公开(公告)号：US20100140804A1
公开(公告)日：2010-06-10
申请号：US12316304
申请日：2008-12-10
申请人： Kevin O'brien , Rohan Akolkar , Tejaswi Indukuri , Arnel M. Fajardo
发明人： Kevin O'brien , Rohan Akolkar , Tejaswi Indukuri , Arnel M. Fajardo
IPC分类号： H01L23/538 , H01L21/4763 , H01L21/44
CPC分类号： H01L21/76879 , H01L21/288 , H01L21/76877 , H01L23/5226 , H01L23/53214 , H01L23/53228 , H01L23/53242 , H01L23/53257 , H01L2924/0002 , H01L2924/00
摘要： Embodiments of apparatus and methods for forming dual metal interconnects are described herein. Other embodiments may be described and claimed.
摘要翻译：本文描述了用于形成双金属互连的装置和方法的实施例。可以描述和要求保护其他实施例。

16. 发明申请

US20080010635A1 Method, Apparatus, and Program Product for Improving Branch Prediction in a Processor Without Hardware Branch Prediction but Supporting Branch Hint Instruction 审中-公开
标题翻译：方法，设备和程序产品，用于改进处理器中的分支预测，无需硬件分支预测，但支持分支提示说明
公开(公告)号：US20080010635A1
公开(公告)日：2008-01-10
申请号：US11456134
申请日：2006-07-07
申请人： John Kevin O'Brien , Kathryn M. O'Brien
发明人： John Kevin O'Brien , Kathryn M. O'Brien
IPC分类号： G06F9/45
CPC分类号： G06F8/4441
摘要： A compiler includes a mechanism for improving branch prediction in a processor that supports a branch hint instruction. The compiler receives a sequence of instructions, wherein the sequence of instructions comprises a loop. This loop sequence employs an hbr instruction to avoid the misprediction penalty of the taken branch to the start of the loop on each loop iteration. However, this penalty will be incurred regardless, on exiting the loop. The compiler inserts a compare and select instruction sequence which dynamically changes the input to the hbr instruction thereby avoiding this penalty when leaving the loop.
摘要翻译：编译器包括用于改进支持分支提示指令的处理器中的分支预测的机制。编译器接收指令序列，其中指令序列包括循环。该循环序列采用hbr指令，以避免在每个循环迭代时所采取的分支对循环开始的误预测损失。然而，这种惩罚将会在退出循环后产生。编译器插入一个比较和选择指令序列，它将输入动态地更改为hbr指令，从而避免了离开循环时的这种惩罚。

17. 发明申请

US20070174825A1 Apparatus and method for optimizing scalar code executed on a SIMD engine by alignment of SIMD slots 审中-公开
标题翻译：用于通过SIMD槽的对准来优化在SIMD引擎上执行的标量的装置和方法
公开(公告)号：US20070174825A1
公开(公告)日：2007-07-26
申请号：US11339591
申请日：2006-01-25
申请人： Alexandre Eichenberger , John Kevin O'Brien
发明人： Alexandre Eichenberger , John Kevin O'Brien
IPC分类号： G06F9/45
CPC分类号： G06F9/3885 , G06F9/30032 , G06F9/30036 , G06F9/30109 , G06F9/3824
摘要： An apparatus and method for optimizing scalar code executed on a single instruction multiple data (SIMD) engine is provided that aligns the slots of SIMD registers. With the apparatus and method, a compiler is provided that parses source code and, for each statement in the program, generates an expression tree. The compiler inspects all storage inputs to scalar operations in the expression tree to determine their alignment in the SIMD registers. This alignment is propagated up the expression tree from the leaves. When the alignments of two operands in the expression tree are the same, the resulting alignment is the shared value. When the alignments of two operands in the expression tree are different, one operand is shifted. For shifted operands, a shift operation is inserted in the expression tree. The executable code is then generated for the expression tree and shifts are inserted where indicated.
摘要翻译：提供了一种用于优化在单指令多数据（SIMD）引擎上执行的标量码的装置和方法，其对准SIMD寄存器的时隙。使用设备和方法，提供了一个解析源代码的编译器，对于程序中的每个语句，都会生成一个表达式树。编译器检查表达式树中的所有存储输入到标量运算，以确定它们在SIMD寄存器中的对齐。该对齐方式从树叶中向上传播。当表达式树中的两个操作数的对齐方式相同时，生成的对齐方式是共享值。当表达式树中的两个操作数的对齐不同时，一个操作数被移位。对于移位的操作数，在表达式树中插入shift操作。然后为表达式树生成可执行代码，并在指定的位置插入移位。

18. 发明申请

US20070105383A1 PHOTOACTIVE ADHESION PROMOTER IN A SLAM 有权
标题翻译：光滑粘合促进剂在SLAM
公开(公告)号：US20070105383A1
公开(公告)日：2007-05-10
申请号：US11620516
申请日：2007-01-05
申请人： Robert Meagley , Heidi Cao , Kevin O'Brien
发明人： Robert Meagley , Heidi Cao , Kevin O'Brien
IPC分类号： H01L21/302
CPC分类号： G03F7/091 , G03F7/0045
摘要： A semiconductor process technique to help reduce semiconductor process effects, such as undesired line edge roughness, insufficient lithographical resolution, and limited depth of focus problems associated with the removal of a photoresist layer. More particularly, embodiments of the invention use a photoacid generator (PAG) material in conjunction with a sacrificial light absorbing material (SLAM) to help reduce these and other undesired effects associated with the removal of photoresist in a semiconductor manufacturing process. Furthermore, embodiments of the invention allow a PAG to be applied in a semiconductor manufacturing process in an efficient manner, requiring fewer processing operations than typical prior art techniques.
摘要翻译：有助于减少半导体工艺效应的半导体工艺技术，例如不期望的线边缘粗糙度，光刻分辨率不足以及与去除光致抗蚀剂层相关的有限的焦深问题。更具体地，本发明的实施例使用光致酸产生剂（PAG）材料结合牺牲光吸收材料（SLAM）来帮助减少在半导体制造过程中与去除光致抗蚀剂有关的这些和其它不期望的影响。此外，本发明的实施例允许PAG以有效的方式应用于半导体制造过程中，与典型的现有技术相比需要较少的处理操作。

19. 发明申请

US20070098896A1 Preparation of membranes using solvent-less vapor deposition followed by in-situ polymerization 有权
标题翻译：使用无溶剂蒸气沉积然后进行原位聚合制备膜
公开(公告)号：US20070098896A1
公开(公告)日：2007-05-03
申请号：US11633860
申请日：2006-12-04
申请人： Kevin O'Brien , Stephan Letts , Christopher Spadaccini , Jeffrey Morse , Steven Buckley , Larry Fischer , Keith Wilson
发明人： Kevin O'Brien , Stephan Letts , Christopher Spadaccini , Jeffrey Morse , Steven Buckley , Larry Fischer , Keith Wilson
IPC分类号： C23C16/00
CPC分类号： B01D69/10 , B01D53/228 , B01D69/125 , B01D71/64 , B01D2323/26 , B01D2323/40 , B01D2323/42 , B05D1/60 , C08G69/26
摘要： A system of fabricating a composite membrane from a membrane substrate using solvent-less vapor deposition followed by in-situ polymerization. A first monomer and a second monomer are directed into a mixing chamber in a deposition chamber. The first monomer and the second monomer are mixed in the mixing chamber providing a mixed first monomer and second monomer. The mixed first monomer and second monomer are solvent-less vapor deposited onto the membrane substrate in the deposition chamber. The membrane substrate and the mixed first monomer and second monomer are heated to produce in-situ polymerization and provide the composite membrane.
摘要翻译：一种使用无溶剂蒸气沉积，然后进行原位聚合从膜基材制造复合膜的系统。将第一单体和第二单体引入沉积室中的混合室中。第一单体和第二单体在混合室中混合，提供混合的第一单体和第二单体。混合的第一单体和第二单体在沉积室中无溶剂地沉积到膜基材上。加热膜底物和混合的第一单体和第二单体以产生原位聚合并提供复合膜。

20. 发明授权

US07213123B2 Method and apparatus for mapping debugging information when debugging integrated executables in a heterogeneous architecture 失效
标题翻译：在异构体系结构中调试集成可执行文件时映射调试信息的方法和装置
公开(公告)号：US07213123B2
公开(公告)日：2007-05-01
申请号：US10280243
申请日：2002-10-24
申请人： Michael Karl Gschwind , Kathryn M. O'Brien , John Kevin O'Brien , Valentina Salapura
发明人： Michael Karl Gschwind , Kathryn M. O'Brien , John Kevin O'Brien , Valentina Salapura
IPC分类号： G06F12/10
CPC分类号： G06F11/3664 , G06F11/362
摘要： The present invention provides for the employment of a dynamic debugger for a parallel processing environment. This is achieved by dynamically updating mapping information at run-time in a mapping table, wherein the mapping table is read by the dynamic debugger.
摘要翻译：本发明提供了一种用于并行处理环境的动态调试器。这通过在映射表中的运行时动态地更新映射信息来实现，其中映射表被动态调试器读取。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式