会员体验
专利管家(专利管理)
工作空间(专利管理)
风险监控(情报监控)
数据分析(专利分析)
侵权分析(诉讼无效)
联系我们
交流群
官方交流:
QQ群: 891211   
微信请扫码    >>>
现在联系顾问~
热词
    • 141. 发明申请
    • 駆動装置
    • 驱动装置
    • WO2007132842A1
    • 2007-11-22
    • PCT/JP2007/059946
    • 2007-05-15
    • 旭化成エレクトロニクス株式会社海保 敏夫町田 純一
    • 海保 敏夫町田 純一
    • H03K17/687
    • H03F3/387H03F1/3211H03F1/34H03F3/2173H03F3/45475H03F2200/351H03F2203/45138H03F2203/45526H03K5/06H03K7/08H03K17/284
    •  誘導性等の負荷から、入力信号の再現性のよい出力信号の波形を出力する。負荷L1の両端の出力端子(50,51)に現われる出力信号Vp-n1が入力端子(9a,9b)側へフィードバックされた出力信号V1a,V1bを入力信号Vinと比較して該信号間の誤差を検出し、該検出された信号間の誤差が抑圧されるように、その誤差を補正した第1の誤差抑圧信号Vout1を生成し、さらに、第1の誤差抑圧信号Vout1の傾きを検出し、該検出された傾き信号より入力信号Vinとの傾き誤差を抑圧するような第2の誤差抑圧信号Vout2を生成し、該誤差抑圧信号の誤差量に応じて、負荷L1に電力を供給する期間と電力を供給しない期間の比率を変更する。
    • 可以输出具有来自感性负载的输入信号的优选再现性的输出信号的波形。 出现在负载(L1)两端的输出端(50,51)上的输出信号(Vp-n1)被反馈到输入端(9a,9b)侧,以获得输出信号(V1a,V1b) 与输入信号(Vin)进行比较,以检测信号之间的差异,并产生用于校正差的第一差分抑制信号(Vout1),以便抑制检测到的信号差。 此外,检测第一差分抑制信号(Vout1)的倾斜,并且产生第二差分抑制信号(Vout2),以根据检测到的倾斜信号抑制与输入信号(Vin)的倾斜差。 根据差分抑制信号的差量,改变供给电力(L1)的周期与不供电的时间的比率。
    • 142. 发明申请
    • HALF BRIDGE ADAPTIVE DEAD TIME CIRCUIT AND METHOD
    • 半桥自适应死区时间电路和方法
    • WO2005079513A3
    • 2007-04-19
    • PCT/US2005005349
    • 2005-02-22
    • INT RECTIFIER CORPRUSU IULIAWILHELM DANAGREEN PETER
    • RUSU IULIAWILHELM DANAGREEN PETER
    • G05F1/00G05F1/40H02M1/38H03K17/296
    • H02M1/38H03K17/166H03K17/284H03K17/6871H03K2217/0063H03K2217/0072H03K2217/0081
    • A high voltage offset detection circuit registers the voltage at the midpoint of a switching half-bridge and may determine when the midpoint voltage reaches a given value to avoid hard-switching in the half-bridge switches. The midpoint voltage of the switching half-bridge is applied through a buffer to a MOSFET that is current limited to produce a voltage that reflects the voltage of the midpoint of the switching half-bridge. The voltage produced by the MOSFET may be supplied to a comparator with a threshold input to obtain a signal that indicates when the switches of the switching half-bridge may be turned on to avoid hard-switching. An adaptive dead-time circuit and method may comprise the above sensing circuit, a first circuit for generating a first signal indicative of a high to low transition of the midpoint voltage; and an output circuit for generating an adaptive dead-time output signal based thereon. A second circuit may generate a second signal indicative of a low to high transition of the voltage; wherein the output circuit generates the adaptive dead-time output signal based on both the first and second signals. The second circuit preferably generates the second signal by reproducing the first signal. The first circuit may generate the first signal by charging a capacitor in response to pulses, and the second circuit may generate the second signal by charging a second capacitor corresponding to said first capacitor, and the adaptive dead-time output signal may be responsive to the charges on the first and second capacitors.
    • 高电压失调检测电路在开关半桥的中点登记电压,并且可以确定中点电压何时达到给定值以避免半桥开关中的硬切换。 开关半桥的中点电压通过缓冲器施加到电流限制的MOSFET,以产生反映开关半桥中点电压的电压。 由MOSFET产生的电压可以提供给具有阈值输入的比较器,以获得指示开关半桥的开关何时导通以避免硬切换的信号。 自适应死区时间电路和方法可以包括上述感测电路,用于产生指示中点电压的高到低转换的第一信号的第一电路; 以及用于基于此产生自适应死区时间输出信号的输出电路。 第二电路可以产生指示电压的低到高转换的第二信号; 其中所述输出电路基于所述第一和第二信号两者产生所述自适应死区时间输出信号。 第二电路优选地通过再现第一信号来产生第二信号。 第一电路可以通过响应于脉冲对电容器充电来产生第一信号,并且第二电路可以通过对与所述第一电容器相对应的第二电容器进行充电来产生第二信号,并且自适应死区时间输出信号可以响应于 在第一和第二电容器上充电。
    • 143. 发明申请
    • OPTIMIZED ON/OFF CONTROL CIRCUIT
    • 优化的开/关控制电路
    • WO2002097988A1
    • 2002-12-05
    • PCT/IB2002/001949
    • 2002-05-30
    • KONINKLIJKE PHILIPS ELECTRONICS N.V.
    • YI, Xinchun
    • H03K17/28
    • H03K17/284H01H47/18Y10S323/904Y10T307/957
    • An on/off control circuit is provided that controls the application of power to a device. The effectiveness of the on/off control circuit is optimized with regard to cost, power consumption, component life, and utility. An R-C circuit is used to provide a time-delayed turn-on, and turn-off, of the device being controlled, accompanied by a latch that retains the on/off state and controls the coupling of a power source to the device being controlled. The latch is configured as a data flip-flop (DFF) with a clocking signal that is controlled by the time-delayed switch input. The flip-flop has an inverted output signal as its input, thereby providing a toggled on/off operation. The latch also includes an independent reset input, thereby allowing an independent turn-off operation by power management controllers within the device being controlled. In the quiescent state, the preferred embodiment consumes less than half a microWatt of power.
    • 提供了控制对设备的电力的应用的开/关控制电路。 关于成本,功耗,部件寿命和效用,开关控制电路的有效性得到了优化。 RC电路用于提供被控制的器件的延时导通和关断,伴随着保持开/关状态的锁存器,并且控制电源与被控制的器件的耦合 。 锁存器配置为具有由延时开关输入控制的时钟信号的数据触发器(DFF)。 触发器具有反相输出信号作为其输入,从而提供切换的开/关操作。 锁存器还包括独立的复位输入,从而允许被控制的器件内的电源管理控制器进行独立的关断操作。 在静止状态下,优选实施例消耗的功率小于一半微瓦。
    • 150. 发明公开
    • Solid-state alternating current (AC) switch
    • Festkörper-Wechselstromschalter
    • EP2339749A1
    • 2011-06-29
    • EP10252147.3
    • 2010-12-17
    • Hamilton Sundstrand Corporation
    • Klapatch, Robert D.
    • H03K17/13H03K17/14H03K17/687H03K17/284H02M1/08
    • H03K17/133H02M1/083H02M5/293H03K17/145H03K17/284H03K17/6874Y10T307/839Y10T307/845Y10T307/964
    • A solid-state alternating current (AC) switch provides for the sequential turn-on of the associated solid-state switches (14a, 14b, 14c) to reduce the generation of electromagnetic interference (EMI). The solid-state AC switch includes at least first and second solid-state switches (Q1, Q2, Q3, Q4, Q5, Q6) connected in series between an AC input (A, B, C) and an AC load (20). A zero-cross detector circuit (18) monitors the AC input to determine zero-crossings associated with the monitored AC input. A controller (16) turns on the first solid-state switch and the second solid-state switch according to a turn-on sequence in which the first transistor is turned ON during a detected zero-crossing window associated with the first transistor and the second transistor is subsequently turned ON during a detected zero-crossing associated with the second transistor.
    • 固态交流(AC)开关提供相关联的固态开关(14a,14b,14c)的顺序接通以减少电磁干扰(EMI)的产生。 固态AC开关包括串联连接在AC输入(A,B,C)和AC负载(20)之间的至少第一和第二固态开关(Q1,Q2,Q3,Q4,Q5,Q6) 。 零交叉检测器电路(18)监视AC输入以确定与所监视的AC输入相关联的过零点。 控制器(16)根据在与第一晶体管相关联的检测到的零交叉窗口期间第一晶体管导通的导通序列来接通第一固态开关和第二固态开关,并且第二固态开关 在与第二晶体管相关联的检测到的过零点期间,晶体管随后导通。