专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

131. 发明专利

JP2004534347A Copy protection of digital data 审中-公开
公开(公告)号：JP2004534347A
公开(公告)日：2004-11-11
申请号：JP2003511239
申请日：2002-03-21
申请人：マクロビジョン・コーポレーション
发明人：エイエイヘイレン，リチャード
IPC分类号： G06F12/14 , G06F21/24 , G10L11/00 , G11B20/00 , G11B20/10 , G11B20/18 , H03M13/15
CPC分类号： G11B20/00927 , G11B20/00086 , G11B20/10527 , G11B20/18 , G11B20/1809 , G11B20/1876 , H03M13/15 , H03M13/151 , H03M13/2924
摘要：例えばデジタル音楽用コンパクトディスク（ＣＤ−ＤＡ）で、コード化されたデジタルデータをプロテクトするシステムにおいて、特定のオーディオのサンプルが、再生時にカチッという音として聞こえるスパイクをもたらすように変更される。前記変更されたサンプルを含むコード化されたデータの全ての符号ワードが識別され、デコードのときに符号ワードが回復不可能であると識別されるように、各符号ワードのデータが変更される。従って、デコードされたデータがオーディオプレイヤで再生されると、補間のようなエラー隠蔽が起動して、スパイクが聞こえないようにするため、エラーフラグが確実に設定される。しかし、データ読取装置は、回復不可能なデータを変更せずに伝える、又はそれを訂正することを試みる。従って、オーディオデータのコピーが行われると、再生時にカチッという音が聞こえる。

132. 发明专利

JP3575461B2 Recording medium, recording method and apparatus, as well as reproducing apparatus and method 有权
公开(公告)号：JP3575461B2
公开(公告)日：2004-10-13
申请号：JP2001389750
申请日：2001-12-21
申请人：ソニー株式会社
发明人：曜一郎佐古 , 俊介古川 , 隆木原 , 達也猪口
IPC分类号： H04N5/91 , G11B20/00 , G11B20/10 , G11B20/12 , G11B20/18
CPC分类号： G11B20/1833 , G11B20/00086 , G11B20/0021 , G11B20/00253 , G11B20/00282 , G11B20/00369 , G11B20/00579 , G11B20/00731 , H03M13/2924

133. 发明公开

EP2922227A1 DATA PROCESSING METHOD AND DEVICE 审中-公开
标题翻译： DORNVERARBEITUNGSVERFAHREN UND VORRICHTUNG
公开(公告)号：EP2922227A1
公开(公告)日：2015-09-23
申请号：EP13854522.3
申请日：2013-04-07
申请人： Huawei Technologies Co., Ltd.
发明人： LI, Bin , SHEN, Hui
IPC分类号： H04L1/00
CPC分类号： H03M13/155 , H03M13/09 , H03M13/13 , H03M13/2792 , H03M13/2906 , H03M13/2924 , H03M13/2957 , H03M13/611 , H03M13/6356 , H03M13/6516 , H04L1/0057
摘要： Embodiments of the present invention provide a method and an apparatus for processing data. The method includes: performing code block segmentation processing on a data block to obtain multiple first processing blocks, wherein a difference between numbers of bits of any two first processing blocks in the multiple first processing blocks is not more than 1 bit; determining multiple second processing blocks according to a padding bit and the multiple first processing blocks, wherein a value of the padding bit is a preset value; adding consecutive N-K fixed bits to each of the multiple second processing blocks to obtain multiple third processing blocks, wherein a value of the fixed bit is a preset value, and N-K ≥0; and performing polar encoding according to the multiple third processing blocks. In the embodiments of the present invention, by uniformly segmenting the data block to the greatest extent and performing bit filling processing and fixed bit processing, polar encoding can be performed and performance difference between code blocks is reduced.
摘要翻译：本发明的实施例提供了一种用于处理数据的方法和装置。该方法包括：对数据块执行码块分段处理以获得多个第一处理块，其中多个第一处理块中的任何两个第一处理块的位数之间的差不大于1位; 根据填充位和所述多个第一处理块确定多个第二处理块，其中所述填充位的值是预设值; 向所述多个第二处理块中的每一个添加连续的N-K个固定位，以获得多个第三处理块，其中所述固定位的值为预设值，并且N-K‰为0; 以及根据多个第三处理块执行极化编码。在本发明的实施例中，通过最大程度地均匀分割数据块并执行比特填充处理和固定比特处理，可以执行极性编码，并减少代码块之间的性能差异。

134. 发明公开

EP2437398A3 Receiver, interleaving and deinterleaving circuit and method 有权
标题翻译：接收机，交织和解交织电路和方法
公开(公告)号：EP2437398A3
公开(公告)日：2012-05-09
申请号：EP11008793.9
申请日：2008-10-10
申请人： Cisco Technology, Inc.
发明人： Danninger, Markus , Kupfer, Theodor , Presslein, Paul
IPC分类号： H03M13/27 , H04J3/06 , H04L1/00
CPC分类号： H03M13/29 , H03M13/15 , H03M13/1515 , H03M13/152 , H03M13/2732 , H03M13/2924 , H04L1/0071
摘要： A framer circuit is provided with a FAS search block (901) being configured for performing two searches, a first search (941) for a first part of a sequence of framing bits, and a second search (942) for a second part of said sequence of framing bits, said first and second parts together forming said sequence of framing bits. The framer circuit may comprise a framer supervision block (902) configured to provide a shift signal on a shift interface (310), wherein the FAS search block (901) may be configured to provide information to the framer supervision block (902) about the position of the FAS.
摘要翻译：成帧器电路配备有被配置用于执行两个搜索的FAS搜索块（901），用于成帧比特序列的第一部分的第一搜索（941）以及用于所述第二部分所述成帧比特的第二搜索（942）成帧比特序列，所述第一和第二部分一起形成所述成帧比特序列。成帧器电路可以包括被配置为在移位接口（310）上提供移位信号的成像器监视块（902），其中FAS搜索块（901）可以被配置成向成帧器监视块（902） FAS的位置。

135. 发明公开

EP2437398A2 Receiver, interleaving and deinterleaving circuit and method 有权
标题翻译： Empfangsgerät，Verschachtelungs- und Entschachtelungsschaltung sowie entsprechendes Verfahren
公开(公告)号：EP2437398A2
公开(公告)日：2012-04-04
申请号：EP11008793.9
申请日：2008-10-10
申请人： Cisco Technology, Inc.
发明人： Danninger, Markus , Kupfer, Theodor , Presslein, Paul
IPC分类号： H03M13/27 , H04J3/06 , H04L1/00
CPC分类号： H03M13/29 , H03M13/15 , H03M13/1515 , H03M13/152 , H03M13/2732 , H03M13/2924 , H04L1/0071
摘要： A framer circuit is provided with a FAS search block (901) being configured for performing two searches, a first search (941) for a first part of a sequence of framing bits, and a second search (942) for a second part of said sequence of framing bits, said first and second parts together forming said sequence of framing bits. The framer circuit may comprise a framer supervision block (902) configured to provide a shift signal on a shift interface (310), wherein the FAS search block (901) may be configured to provide information to the framer supervision block (902) about the position of the FAS.
摘要翻译：成帧器电路设置有被配置为执行两次搜索的FAS搜索块（901），用于成帧序列序列的第一部分的第一搜索（941）和用于所述第二部分的第二搜索（942）成帧位序列，所述第一和第二部分一起形成所述成帧位序列。成帧器电路可以包括被配置为在移位接口（310）上提供移位信号的成帧器监控块（902），其中FAS搜索块（901）可以被配置为向成帧器监控块（902）提供关于 FAS的职位。

136. 发明授权

EP1457985B1 DATA RECORD MEDIUM, DATA RECORDING METHOD AND APPARATUS, AND DATA REPRODUCING METHOD AND APPARATUS 有权
标题翻译： “数据记录介质，数据记录方法和设备以及数据再现方法和装置”
公开(公告)号：EP1457985B1
公开(公告)日：2008-08-20
申请号：EP02790810.2
申请日：2002-12-19
申请人： Sony Corporation
发明人： SAKO, Yoichiro, C/O SONY CORPORATION , INOKUCHI, Tatsuya, C/O SONY CORPORATION , FURUKAWA, Shunsuke, C/O SONY CORPORATION , KIHARA, T., C/O SONY HUMAN CAPITAL CORPORATION
IPC分类号： G11B20/12 , G11B20/10 , G11B20/18 , H03M13/15 , H03M13/27 , H03M13/29
CPC分类号： G11B20/1833 , G11B20/00086 , G11B20/0021 , G11B20/00253 , G11B20/00282 , G11B20/00369 , G11B20/00579 , G11B20/00731 , H03M13/2924
摘要： A record medium whereon at least one set of data coded by error correction with a first error correction code and data in a form decodable with the first error correction code and decodable also with a second error correction code different from the first error correction code are at least recorded.

137. 发明授权

EP1034478B1 A CODEWORD FOR USE IN DIGITAL OPTICAL MEDIA AND A METHOD OF GENERATION THEREOF 有权
标题翻译：码字用于数字光学介质和方法GENERATION
公开(公告)号：EP1034478B1
公开(公告)日：2008-08-20
申请号：EP98958387.7
申请日：1998-11-30
申请人： Macrovision Europe Limited
发明人： SOLISH, Baruch
IPC分类号： G11B20/00 , G11B20/18
CPC分类号： G11B20/00086 , G11B20/00173 , G11B20/0021 , G11B20/00579 , G11B20/1809 , G11B20/1833 , G11B2020/1461 , G11B2020/184 , H03M13/2924
摘要： A codeword (102) for use in error correction of digital optical media, the codeword (102) having a plurality of data symbols and a plurality of parity symbols (PA1, PA2, PB3, PB4), and includes an augmented channel word (DAB) which can be read as either a first value (DA) or a second alternate value (DB). The augmented channel word is one of the plurality of data and parity symbols, wherein the augmented channel word retains its value irrespective of any error correction performed.

138. 发明授权

EP1378905B1 RECORDING MEDIUM, RECORDING METHOD AND APPARATUS, REPRODUCING METHOD AND APPARATUS, DATA TRANSMISSION METHOD, AND DATA DECRYPTING METHOD 有权
标题翻译：记录介质，记录方法和设备，播放和设备，通信方法和数据解码方法，
公开(公告)号：EP1378905B1
公开(公告)日：2008-03-12
申请号：EP03734826.5
申请日：2003-01-22
申请人： Sony Corporation
发明人： INOKUCHI, Tatsuya, Sony Corporation , SAKO, Yoichiro, Sony Corporation , FURUKAWA, Shunsuke, Sony Corporation , KIHARA, Takashi, Sony Human Capital Corporation
IPC分类号： G11B20/00 , G11B20/12 , G11B20/18 , H03M13/29 , H03M13/15 , H04L9/00
CPC分类号： H03M13/2924 , G06F21/10 , G11B20/00086 , G11B20/00202 , G11B20/0021 , G11B20/00282 , G11B20/00297 , G11B20/00528 , G11B20/0063 , G11B20/00884 , G11B20/00913 , G11B20/0092 , G11B20/00927 , G11B20/1217 , G11B20/18 , G11B20/1833 , G11B20/1866 , G11B2020/1461 , G11B2020/184 , G11B2220/2545 , H03M13/2789 , H03M13/2903
摘要： A recording medium includes an area for recording data which has been subjected to error correction/coding by a first error correction code. In this area, data of a format decodable by a second error correction code which is different from the first error correction code is mixed/recorded. The data of the format decodable by the second error correction code constitutes at least a part of encryption key data.

139. 发明公开

EP1457985A4 DATA RECORD MEDIUM, DATA RECORDING METHOD AND APPARATUS, AND DATA REPRODUCING METHOD AND APPARATUS 有权
标题翻译： “数据记录介质，数据记录方法和设备以及数据再现方法和装置”
公开(公告)号：EP1457985A4
公开(公告)日：2006-08-16
申请号：EP02790810
申请日：2002-12-19
申请人： SONY CORP
发明人： SAKO YOICHIRO , INOKUCHI TATSUYA , FURUKAWA SHUNSUKE , KIHARA T
IPC分类号： G11B20/12 , H04N5/91 , G11B20/00 , G11B20/10 , G11B20/18 , H03M13/15 , H03M13/27 , H03M13/29
CPC分类号： G11B20/1833 , G11B20/00086 , G11B20/0021 , G11B20/00253 , G11B20/00282 , G11B20/00369 , G11B20/00579 , G11B20/00731 , H03M13/2924
摘要： A record medium whereon at least one set of data coded by error correction with a first error correction code and data in a form decodable with the first error correction code and decodable also with a second error correction code different from the first error correction code are at least recorded.

140. 发明公开

EP1590808A1 METHOD FOR ENCODING AND DECODING ERROR CORRECTION BLOCK 审中-公开
标题翻译：方法进行编码和解码纠错块
公开(公告)号：EP1590808A1
公开(公告)日：2005-11-02
申请号：EP04703105.9
申请日：2004-01-17
申请人： LG ELECTRONICS INC.
发明人： SUH, Sang Woon , KIM, Jin Yong , LEE, Jae Jin , LEE, Jun , KIM, Young Ki
IPC分类号： G11B20/18
CPC分类号： G11B20/1803 , G11B20/1866 , G11B2020/1272 , G11B2020/1287 , G11B2020/1823 , G11B2020/184 , G11B2220/2537 , G11B2220/2541 , G11B2220/2562 , H03M13/1515 , H03M13/154 , H03M13/1545 , H03M13/1575 , H03M13/2903 , H03M13/2909 , H03M13/2915 , H03M13/2924 , H03M13/293 , H03M13/2954
摘要： The present invention relates to a method for encoding and decoding an error correction block, and more particularly to a method for encoding and decoding an error correction block useful for a high-density optical disc. When an error correction block is encoded, a user data block is generated and parity outer information for a vertical data stream within the user data block is generated. Then, parity inner information is generated using an eraser detection code contained in a horizontal data stream or at least one of a syndrome check parity, a sync byte and an indicator flag is generated within the user data block so that an eraser can be declared in the horizontal data stream at a predetermined interval. On the other hand, when the error correction block is decoded, a determination is made as to whether errors are detected from the eraser detection code, the syndrome check parity, etc., and erasers are declared according to a result of the determination.

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式