专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

101. 发明专利

JP3602184B2 Circuit device for the line connection device of Atm switch device 失效
公开(公告)号：JP3602184B2
公开(公告)日：2004-12-15
申请号：JP5287895
申请日：1995-03-13
申请人：シーメンスアクチエンゲゼルシヤフトSiemens Aktiengesellschaft
发明人：ラウペーター
IPC分类号： H04Q3/00 , H04L12/70 , H04L12/743 , H04L12/931 , H04L12/935 , H04L12/947 , H04Q3/52 , H04Q11/04 , H04L12/56
CPC分类号： H04L49/309 , H04L45/7453 , H04L49/20 , H04L49/25 , H04L49/256 , H04L49/3009 , H04L2012/5624 , H04L2012/5651 , H04Q11/0478

102. 发明专利

JP2000503179A Exchange equipment 失效
公开(公告)号：JP2000503179A
公开(公告)日：2000-03-14
申请号：JP52402797
申请日：1996-12-30
申请人：テレフオンアクチーボラゲツトエルエムエリクソン
发明人：ヨハンソン，ペル
IPC分类号： H04L12/70 , H04L12/931 , H04L12/935 , H04Q11/04 , H04L12/28
CPC分类号： H04L49/3081 , H04L49/20 , H04L49/30 , H04L49/3018 , H04L49/50 , H04L2012/5651 , H04L2012/5681 , H04Q11/0478
摘要： (57)【要約】時間が掛かる検索を必要とせずに受信データに優先順位の値を割り当て、バッファ・メモリに対するポインタを第１のメモリに記憶し、優先順位の値によってアクセス可能となるアレイの形態の第２のメモリを通してポインタをアクセスすることによって、公平待ち行列化を可能にする交換装置が開示される。更に、余分なアレイ・サイズの必要性を回避するため、公平待ち行列化とＦＩＦＯ待ち行列化とを結合するシステムが開示される。

104. 发明专利

JP6127039B2 クラスタシステムにおけるクラスタ処理の方法及び装置、及びシステム有权
公开(公告)号：JP6127039B2
公开(公告)日：2017-05-10
申请号：JP2014262158
申请日：2014-12-25
申请人：華為技術有限公司 , HUAWEI TECHNOLOGIES CO.,LTD.
发明人：于斌 , 沈 ▲寧▼国 , ▲陳▼ 光▲栄▼
IPC分类号： H04L12/28
CPC分类号： G06F13/4022 , G06F13/4068 , H04L41/0853 , H04L43/0817 , H04L43/12 , H04L49/00 , H04L49/20 , H04L49/45

105. 发明专利

JP6053071B2 仮想化アプリケーション加速化インフラストラクチャ有权
标题翻译：虚拟化的应用程序加速设施
公开(公告)号：JP6053071B2
公开(公告)日：2016-12-27
申请号：JP2015104409
申请日：2015-05-22
申请人：ヴァーテラテクノロジーサーヴィシズインコーポレイテッド
发明人：ヘイグロナルドイー , ウルクスナサニエルジャレット
IPC分类号： H04L12/725 , H04L12/70
CPC分类号： H04L49/20 , H04L12/28 , H04L12/4641 , H04L45/04 , H04L45/306 , H04L45/586

106. 发明专利

JP2014176021A Communication device and communication control program 有权
标题翻译：通信设备和通信控制程序
公开(公告)号：JP2014176021A
公开(公告)日：2014-09-22
申请号：JP2013049477
申请日：2013-03-12
申请人： Toshiba Corp , 株式会社東芝
发明人： OBA YOSHIHIRO
IPC分类号： H04L12/805 , H04L12/851
CPC分类号： H04L49/20
摘要： PROBLEM TO BE SOLVED: To perform fragmentation enabling an effective use of a network resource while satisfying communication quality in an upper-level layer.SOLUTION: A communication device 1 includes: an upper-level layer evaluation parameter acquisition unit 2 for acquiring an evaluation parameter of the upper-level side layer among a plurality of layers constituting a network; a fragment size determination unit 3 for determining a fragment size when dividing a packet including information of the upper-level side layer into fragments; and based on the fragment size, a fragment control unit 4 for dividing the packet into a plurality of fragments.
摘要翻译：要解决的问题：执行能够有效利用网络资源同时满足上级层的通信质量的分段。解决方案：通信设备1包括：上层评估参数获取单元2，用于获取评估参数构成网络的多个层中的上层侧层; 片段大小确定单元3，用于在将包含上级侧层的信息的分组划分成片段时确定片段大小; 并且基于片段大小，分组控制单元4，用于将分组划分成多个片段。

108. 发明专利

JP5427181B2 Virtualization application acceleration infrastructure 有权
公开(公告)号：JP5427181B2
公开(公告)日：2014-02-26
申请号：JP2010527947
申请日：2008-09-24
申请人：ヴァーテラテクノロジーサーヴィシズインコーポレイテッド
发明人：ロナルドイーヘイグ , ナサニエルジャレットウルクス
IPC分类号： H04L12/66 , G06F9/46 , H04L12/721
CPC分类号： H04L49/20 , H04L12/28 , H04L12/4641 , H04L45/04 , H04L45/306 , H04L45/586
摘要： In an example embodiment, a computer-implemented method is illustrated that includes receiving first data from a first local area network (LAN) prior to the first data being transmitted across a wide area network (WAN). Also received are second data from a second LAN prior to the second data being transmitted across the WAN. A first optimization operation is performed on the first data to optimize the first data for transmission over the WAN. Also, the first optimization operation is performed using a first operating system executing on the computer system in response to the first data being received from the first LAN. A second optimization operation is performed on the second data using a second operating system in response to the second data being received from the second LAN. The optimized first data and the optimized second data are transmitted across the WAN.

109. 发明专利

JP2008539613A Packet processing switch and how to make it work 审中-公开
公开(公告)号：JP2008539613A
公开(公告)日：2008-11-13
申请号：JP2008507723
申请日：2006-04-13
申请人：インテグレイテッド・デヴァイス・テクノロジー,インコーポレイテッド
发明人：サクストープ，ヤコブ , ダーネル，ブライアン・スコット , テズカン，ベルタン , ビーン，ウィリアム・テリー , マカダム，アンガス・デイヴィッド・スター
IPC分类号： H04L12/56
CPC分类号： H04L45/60 , H04L49/10 , H04L49/101 , H04L49/20 , H04L49/25 , H04L49/3009 , H04L49/35 , H04L49/40 , H04L69/22
摘要： A packet processing integrated circuit chip includes a plurality of input ports configured to receive packets from respective external sources and a plurality of output ports configured to transmit packets to respective external recipients. The chip further includes a packet processor configurable to process the received packets to generate new output packets with new payloads according to selected ones of a plurality of packet processing scenarios and to convey the new output packets to the output ports. Timing of each packet processing scenario is controlled responsive to received packet accumulation for the packet processing scenario. The chip may further include a packet switching fabric configured to route selected packets from the input ports to selected ones of the output ports without payload modification.

110. 发明专利

JP2007028104A Communication data processing apparatus, integrated circuit device and method therefor 有权
标题翻译：通信数据处理装置，集成电路装置及其方法
公开(公告)号：JP2007028104A
公开(公告)日：2007-02-01
申请号：JP2005206123
申请日：2005-07-14
申请人： Matsushita Electric Ind Co Ltd , 松下電器産業株式会社
发明人： KOBAYASHI HIROKI , SAITO KENTARO , MATSUDA TAKU , SHIOYAMA KENJI
IPC分类号： H04L12/70 , H04L12/935
CPC分类号： H04L49/351 , H04L12/2838 , H04L49/20 , H04L2012/284
摘要： PROBLEM TO BE SOLVED: To provide a communication data processing apparatus having a CPU-independent configuration which distributes streaming data to be acquired via a network and other general data to a decoder and a CPU, respectively. SOLUTION: The apparatus is provided with a communication data acquiring section 31 for acquiring communication data from a PHY 20 for performing transmission/reception of physical signals for the network; a frame sorter 33 for segmenting the acquired communication data into frames, and sorting a specific frame as a frame including streaming data from each of the segmented frames; a streaming data outputting section 35 for outputting the streaming data included in the sorted specific frame to a decoder 40; and a general frame outputting section 36 for outputting a general frames other than the sorted specific frame to a MAC 51 for executing data link processing. COPYRIGHT: (C)2007,JPO&INPIT
摘要翻译：要解决的问题：提供具有CPU独立配置的通信数据处理装置，其分别将要经由网络获取的流数据和其他通用数据分发给解码器和CPU。解决方案：该设备设置有通信数据获取部分31，用于从PHY 20获取用于执行网络的物理信号的发送/接收的通信数据; 帧分类器33，用于将所获取的通信数据分割成帧，并将特定帧排序为包括来自每个分段帧的流数据的帧; 流式数据输出部分35，用于将分类的特定帧中包括的流数据输出到解码器40; 以及通用帧输出部分36，用于将排除的特定帧以外的一般帧输出到用于执行数据链接处理的MAC 51。版权所有（C）2007，JPO＆INPIT

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式