专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

101. 发明授权

US08880986B2 Systems and methods for improved data detection processing 有权
标题翻译：改进数据检测处理的系统和方法
公开(公告)号：US08880986B2
公开(公告)日：2014-11-04
申请号：US13483105
申请日：2012-05-30
申请人： Xuebin Wu , Wu Chang , Shaohua Yang , Fan Zhang
发明人： Xuebin Wu , Wu Chang , Shaohua Yang , Fan Zhang
IPC分类号： H03M13/00
CPC分类号： G11B20/10046 , G06F11/008 , H04L1/005 , H04L25/03012 , H04L25/067 , H04L2025/03496
摘要： The present invention is related to systems and methods for enhancing data detection in a data processing system. In one embodiment, a data processing system is disclosed that includes a data detector circuit that is governed at least in part based upon selected coefficients. The selected coefficients are selected as either a first set of coefficients or a second set of coefficients where the second set of coefficients has fewer coefficients than the first set of coefficients.
摘要翻译：本发明涉及用于增强数据处理系统中的数据检测的系统和方法。在一个实施例中，公开了一种数据处理系统，其包括至少部分地基于所选择的系数来管理的数据检测器电路。选择的系数被选择为第一组系数或第二组系数，其中第二组系数具有比第一组系数更少的系数。

102. 发明授权

US08862961B2 LDPC decoder with dynamic graph modification 有权
标题翻译：具有动态图修改的LDPC解码器
公开(公告)号：US08862961B2
公开(公告)日：2014-10-14
申请号：US13622284
申请日：2012-09-18
申请人： Fan Zhang , Shaohua Yang , Ming Jin
发明人： Fan Zhang , Shaohua Yang , Ming Jin
IPC分类号： H03M13/00
CPC分类号： H03M13/6343 , H03M13/1111 , H03M13/1117 , H03M13/1142 , H03M13/1171 , H03M13/3707 , H03M13/616 , H03M13/6331
摘要： The present inventions are related to systems and methods for an LDPC decoder with dynamic Tanner graph modification, and in particular, to a non-erasure channel LDPC decoder that implements a probabilistic approach to Tanner graph modification.
摘要翻译：本发明涉及具有动态Tanner图修改的LDPC解码器的系统和方法，特别涉及实现Tanner图修改的概率方法的非擦除信道LDPC解码器。

103. 发明授权

US08862960B2 Systems and methods for parity shared data encoding 有权
标题翻译：奇偶校验共享数据编码的系统和方法
公开(公告)号：US08862960B2
公开(公告)日：2014-10-14
申请号：US13269852
申请日：2011-10-10
申请人： Haitao Xia , Shaohua Yang , Johnson Yen
发明人： Haitao Xia , Shaohua Yang , Johnson Yen
IPC分类号： H03M13/00 , H03M13/37 , H03M13/11 , G11B20/18 , H03M13/29
CPC分类号： H03M13/1102 , G11B20/1833 , G11B2020/185 , G11B2220/2516 , H03M13/2942 , H03M13/3761 , H03M13/6331 , H03M13/6343 , H03M13/6502
摘要： Various embodiments of the present invention provide systems and methods for data processing. For example, a low density parity check encoding system is described that includes: a low density parity check encoder circuit, and a combining circuit. The low density parity check encoder circuit is operable to encode a first data set to yield a first low density parity check encoded sub-codeword, and to encode a second data set to yield a second low density parity check encoded sub-codeword. The combining circuit is operable to: generate a composite low density parity check sub-codeword by mathematically combining at least the first low density parity check encoded sub-codeword and the second low density parity check encoded sub-codeword; and combine at least the first low density parity check encoded sub-codeword and the composite low density parity check sub-codeword into an overall codeword.
摘要翻译：本发明的各种实施例提供了用于数据处理的系统和方法。例如，描述了一种低密度奇偶校验编码系统，其包括：低密度奇偶校验编码器电路和组合电路。低密度奇偶校验编码器电路可操作以对第一数据集进行编码，以产生第一低密度奇偶校验编码子码字，并对第二数据集进行编码以产生第二低密度奇偶校验编码子码字。组合电路可操作用于：通过至少第一低密度奇偶校验编码子码字和第二低密度奇偶校验编码子码字数学地组合来生成复合低密度奇偶校验子码字; 并且将至少第一低密度奇偶校验编码子码字和复合低密度奇偶校验子码字组合成总码字。

104. 发明授权

US08862957B2 Symbol selective scaling with parity forcing 有权
标题翻译：带有奇偶校验强制的符号选择性缩放
公开(公告)号：US08862957B2
公开(公告)日：2014-10-14
申请号：US13560737
申请日：2012-07-27
申请人： Weijun Tan , Shaohua Yang , Kelly K. Fitzpatrick , Xuebin Wu , Fan Zhang
发明人： Weijun Tan , Shaohua Yang , Kelly K. Fitzpatrick , Xuebin Wu , Fan Zhang
IPC分类号： H03M13/00 , H03M13/05 , H04B15/00
CPC分类号： H03M13/05 , G06F11/1076 , G11B20/1833 , H03M13/1111 , H03M13/1128 , H03M13/6331 , H03M13/6343 , H03M13/658 , H04B15/00
摘要： The present inventions are related to systems and methods for data processing, and more particularly to systems and methods for data processing systems with symbol selective scaling interacting with parity forcing.
摘要翻译：本发明涉及用于数据处理的系统和方法，更具体地涉及具有与奇偶校验强迫交互的符号选择性缩放的数据处理系统的系统和方法。

105. 发明授权

US08826105B2 Data processing system with out of order transfer 有权
标题翻译：数据处理系统带有乱序传输
公开(公告)号：US08826105B2
公开(公告)日：2014-09-02
申请号：US13445858
申请日：2012-04-12
申请人： Johnson Yen , Shaohua Yang , Bruce Wilson , Jefferson E. Singleton
发明人： Johnson Yen , Shaohua Yang , Bruce Wilson , Jefferson E. Singleton
IPC分类号： H03M13/00
CPC分类号： G06F3/061 , G06F3/0659 , G06F3/0671 , G06F11/1076 , G11B20/1833 , G11B2020/185 , H03M13/1102 , H03M13/271 , H03M13/2778 , H03M13/2906 , H03M13/6325 , H03M13/6343
摘要： Various embodiments of the present inventions provide systems and methods for data processing with out of order transfer. For example, a data processing system is disclosed that includes a data processor operable to process input blocks of data and to yield corresponding processed output blocks of data, wherein the processed output blocks of data are output from the data processor in an order in which their processing is completed, and a scheduler operable to receive processing priority requests for the input blocks of data and to assign processing resources in the data processor according to the priority requests.
摘要翻译：本发明的各种实施例提供了用于不期望传送的数据处理的系统和方法。例如，公开了一种数据处理系统，其包括数据处理器，该数据处理器可操作以处理数据的输入块并产生相应的经处理的输出数据块，其中所处理的输出数据块按照它们的顺序从数据处理器输出处理完成，并且调度器可操作以接收对输入数据块的处理优先级请求，并根据优先级请求在数据处理器中分配处理资源。

106. 发明授权

US08819521B2 Systems and methods for short media defect detection using non-binary coded information 有权
标题翻译：使用非二进制编码信息进行短介质缺陷检测的系统和方法
公开(公告)号：US08819521B2
公开(公告)日：2014-08-26
申请号：US13459289
申请日：2012-04-30
申请人： Fan Zhang , Weijun Tan , Haitao Xia , Shaohua Yang , Xuebin Wu , Wu Chang
发明人： Fan Zhang , Weijun Tan , Haitao Xia , Shaohua Yang , Xuebin Wu , Wu Chang
IPC分类号： G11C29/00
CPC分类号： G11B20/18 , G06F11/1076 , G11B20/10268
摘要： Various embodiments of the present invention provide systems and methods for media defect detection. Such systems and methods may include data pre-processing and detection to identify a media defect.
摘要翻译：本发明的各种实施例提供了用于介质缺陷检测的系统和方法。这样的系统和方法可以包括数据预处理和检测以识别媒体缺陷。

107. 发明授权

US08773790B2 Systems and methods for dynamic scaling in a read data processing system 有权
标题翻译：读取数据处理系统中动态缩放的系统和方法
公开(公告)号：US08773790B2
公开(公告)日：2014-07-08
申请号：US13126748
申请日：2009-04-28
申请人： Weijun Tan , Shaohua Yang , Kelly Fitzpatrick , Zongwang Li , Hao Zhong
发明人： Weijun Tan , Shaohua Yang , Kelly Fitzpatrick , Zongwang Li , Hao Zhong
IPC分类号： G11B5/09 , G11B20/10 , G11B7/00 , G06F7/00 , G06F15/00
CPC分类号： G11B20/1803 , G11B20/10222 , G11B2020/10722 , G11B2020/10759 , G11B2020/1287 , G11B2020/1289 , G11B2020/185 , H03M13/1111 , H03M13/112 , H03M13/2957 , H03M13/3746 , H03M13/6343
摘要： Various embodiments of the present invention provide systems and methods for data processing. For example, a data processing system is disclosed that includes a decoder circuit providing a decoded output, and a dynamic scalar calculation circuit that determines a first dynamic scaling value and a second dynamic scaling value based at least in part on the decoded output. A first multiplier circuit multiplies the decoded output by the first dynamic scaling value and provides a first scaled output. A detector circuit receives the first scaled output and provides a detected output. A second multiplier circuit multiplies the detected output by the second dynamic scaling value and provides a second scaled output.
摘要翻译：本发明的各种实施例提供了用于数据处理的系统和方法。例如，公开了包括提供解码输出的解码器电路的数据处理系统，以及至少部分地基于解码输出来确定第一动态缩放值和第二动态缩放值的动态标量计算电路。第一乘法器电路将解码输出乘以第一动态缩放值并提供第一缩放输出。检测器电路接收第一缩放输出并提供检测输出。第二乘法器电路将检测到的输出乘以第二动态缩放值，并提供第二缩放输出。

108. 发明授权

US08767333B2 Systems and methods for pattern dependent target adaptation 有权
标题翻译：用于模式相关目标适应的系统和方法
公开(公告)号：US08767333B2
公开(公告)日：2014-07-01
申请号：US13239719
申请日：2011-09-22
申请人： Haitao Xia , Dahua Qin , Shaohua Yang
发明人： Haitao Xia , Dahua Qin , Shaohua Yang
IPC分类号： G11B5/35
CPC分类号： G11B5/09 , G11B20/10046 , G11B20/10296 , G11B20/10361 , G11B20/10509 , G11B20/1833 , G11B2020/185 , G11B2220/2516 , H03M13/2957 , H03M13/6343
摘要： Various embodiments of the present invention provide systems and methods for data processing. As an example, a data processing circuit is disclosed that includes a noise predictive filter circuit, a data detector circuit, and a first and a second pattern dependent adaptive target circuits. The noise predictive filter circuit includes at least a first pattern dependent filter circuit operable to perform noise predictive filtering on a data input for a first pattern using a first adaptive target to yield a first noise predictive output, and a second pattern dependent filter circuit operable to perform noise predictive filtering on the data input for a second pattern using a second adaptive target to yield a second noise predictive output. The data detector circuit is operable to apply a data detection algorithm to the first noise predictive output and the second noise predictive output to yield a detected output. The first pattern dependent adaptive target circuit is operable to adaptively calculate the first adaptive target based at least in part on the first noise predictive output and a training sequence. The second pattern dependent adaptive target circuit operable to adaptively calculate the second adaptive target based at least in part on the second noise predictive output and the training sequence.
摘要翻译：本发明的各种实施例提供了用于数据处理的系统和方法。作为示例，公开了包括噪声预测滤波器电路，数据检测器电路以及第一和第二图案相关自适应目标电路的数据处理电路。所述噪声预测滤波器电路至少包括第一模式相关滤波器电路，其可操作以使用第一自适应目标对第一模式的数据输入执行噪声预测滤波以产生第一噪声预测输出，以及第二模式相关滤波器电路，使用第二自适应目标对第二模式的数据输入执行噪声预测滤波，以产生第二噪声预测输出。数据检测器电路可操作以将数据检测算法应用于第一噪声预测输出和第二噪声预测输出，以产生检测到的输出。第一模式相关自适应目标电路可操作以至少部分地基于第一噪声预测输出和训练序列自适应地计算第一自适应目标。第二模式相关自适应目标电路可操作以至少部分地基于第二噪声预测输出和训练序列自适应地计算第二自适应目标。

109. 发明授权

US08707144B2 LDPC decoder with targeted symbol flipping 有权
标题翻译：具有目标符号翻转的LDPC解码器
公开(公告)号：US08707144B2
公开(公告)日：2014-04-22
申请号：US13274443
申请日：2011-10-17
申请人： Chung-Li Wang , Zongwang Li , Shaohua Yang
发明人： Chung-Li Wang , Zongwang Li , Shaohua Yang
IPC分类号： H03M13/00
CPC分类号： H03M13/1108 , H03M13/1117 , H03M13/1171 , H03M13/3715
摘要： A non-binary low density parity check data decoder comprises a variable node processor operable to update variable node symbol values according to a plurality of elements in a non-binary Galois Field, a check node processor connected to the variable node processor and operable to perform parity check calculations, and a controller operable to perform symbol flipping and to control decoding iterations in the variable node processor and the check node processor.
摘要翻译：非二进制低密度奇偶校验数据解码器包括可变节点处理器，其可操作以根据非二进制伽罗瓦域中的多个元素更新可变节点符号值，校验节点处理器连接到可变节点处理器并可操作以执行奇偶校验计算，以及可操作以执行符号翻转并控制可变节点处理器和校验节点处理器中的解码迭代的控制器。

110. 发明授权

US08699167B2 Systems and methods for data detection using distance based tuning 有权
标题翻译：使用基于距离调谐的数据检测系统和方法
公开(公告)号：US08699167B2
公开(公告)日：2014-04-15
申请号：US13310028
申请日：2011-12-02
申请人： Haitao Xia , Weijun Tan , Nenad Miladinovic , Shaohua Yang
发明人： Haitao Xia , Weijun Tan , Nenad Miladinovic , Shaohua Yang
IPC分类号： G11B5/035 , H03H7/30 , H03H7/40 , H03K5/159
CPC分类号： H04L25/03254 , H04L25/0305
摘要： Various embodiments of the present invention provide systems and methods for data processing. As an example, a data processing circuit is disclosed that includes an equalizer circuit and a data detection circuit. The equalizer circuit is operable to filter a series of samples based at least in part on a filter coefficient and to provide a corresponding series of filtered samples. The data detection circuit includes: a core data detector circuit and a coefficient determination circuit. The core data detector circuit is operable to perform a data detection process on the series of filtered samples and to provide a most likely path and a next most likely path. The coefficient determination circuit operable to update the filter coefficient based at least in part on the most likely path and the next most likely path.
摘要翻译：本发明的各种实施例提供了用于数据处理的系统和方法。作为示例，公开了包括均衡器电路和数据检测电路的数据处理电路。均衡器电路可操作以至少部分地基于滤波器系数对一系列样本进行滤波，并提供相应的一系列滤波样本。数据检测电路包括：核心数据检测器电路和系数确定电路。核心数据检测器电路可操作以对一系列经滤波的样本执行数据检测处理，并提供最可能的路径和下一个最可能的路径。系数确定电路可操作以至少部分地基于最可能的路径和下一个最可能的路径来更新滤波器系数。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式