专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明申请

US20060129731A1 Methods and systems for providing management in a telecommunications equipment shelf assembly using a shared serial bus 有权
标题翻译：使用共享串行总线在电信设备机架组件中提供管理的方法和系统
公开(公告)号：US20060129731A1
公开(公告)日：2006-06-15
申请号：US11272478
申请日：2005-11-10
申请人： Robert Wallace , Thomas Bonds , Gary Messer , Donald Prather , Phillip Jerzak
发明人： Robert Wallace , Thomas Bonds , Gary Messer , Donald Prather , Phillip Jerzak
IPC分类号： H05K7/10
CPC分类号： G06F13/385
摘要： A method for connecting an externally accessible shared serial port to one of a plurality of target serial ports is provided. The target serial ports are associated with a plurality of different application cards within a shelf assembly. The method includes receiving, from an external device connected to an externally accessible shared serial port, a request for a connection between the externally accessible shared serial port and one of a plurality of target serial ports within a shelf assembly associated with a plurality of different application cards, and determining whether shelf resources are available to connect the externally accessible shared serial port to the requested target serial port. In response to determining that shelf resources are available, the externally accessible shared serial port is connected to the requested target serial port.
摘要翻译：提供了一种将可外部访问的共享串行端口连接到多个目标串行端口之一的方法。目标串行端口与搁板组件内的多个不同的应用卡相关联。该方法包括从连接到外部可访问的共享串行端口的外部设备接收在外部可访问的共享串行端口与与多个不同应用程序相关联的机箱组件中的多个目标串行端口中的一个之间的连接的请求并且确定货架资源是否可用于将外部可访问的共享串行端口连接到所请求的目标串行端口。响应于确定货架资源可用，外部可访问的共享串行端口连接到所请求的目标串行端口。

2. 发明申请

US20060095809A1 Methods and systems for clock signal distribution and fault location detection in a multi-shelf modular computing system 有权
标题翻译：多架模块化计算系统中时钟信号分配和故障定位检测的方法和系统
公开(公告)号：US20060095809A1
公开(公告)日：2006-05-04
申请号：US10978904
申请日：2004-11-01
申请人： Robert Wallace , Gary Messer , Phillip Jerzak
发明人： Robert Wallace , Gary Messer , Phillip Jerzak
IPC分类号： G06F1/06
CPC分类号： G06F11/277
摘要： A method and system are described for distributing at least one clock signal between shelves in a multi-shelf modular computing system includes a clock signal generator for generating a first clock signal, an inter-shelf bus for carrying the first clock signal to a second shelf, and a first shelf manager module, associated with the second shelf, for receiving and regenerating the first clock signal and providing the regenerated first clock signal to at least one module within the second shelf. A system and method for detecting a location of a fault in an inter-shelf bus in a multi-shelf modular computing system is also disclosed. A power source applies a bias between at least two conductors of the inter-shelf bus. At least one module detects the applied bias to determine if a fault is located between the at least one shelf and the power source.
摘要翻译：描述了一种方法和系统，用于在多架模块计算系统中的架之间分配至少一个时钟信号，包括用于产生第一时钟信号的时钟信号发生器，用于将第一时钟信号传送到第二机架的货架间总线以及与第二机架相关联的第一货架管理器模块，用于接收和再生第一时钟信号，并将再生的第一时钟信号提供给第二机架内的至少一个模块。还公开了一种用于检测多架模块化计算系统中的货架间总线故障位置的系统和方法。电源在货架间总线的至少两根导线之间施加偏压。至少一个模块检测施加的偏置以确定故障是否位于至少一个货架和电源之间。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式