专利快速检索-快速检索全球专利，免费商用专利数据库-IPRDB

1. 发明授权

US07998834B2 Substrate level bonding method and substrate level package 有权
标题翻译：基板级接合方法和基板级封装
公开(公告)号：US07998834B2
公开(公告)日：2011-08-16
申请号：US12646691
申请日：2009-12-23
申请人： Chul-Soo Kim , Kuk-Jin Chun , Sung-Chan Kang , Jong-Hyuk Kim , In-Sang Song , Duck-Hwan Kim , Jae-Shik Shin
发明人： Chul-Soo Kim , Kuk-Jin Chun , Sung-Chan Kang , Jong-Hyuk Kim , In-Sang Song , Duck-Hwan Kim , Jae-Shik Shin
IPC分类号： H01L21/30 , H01L21/00
CPC分类号： H01L23/10 , H01L21/50 , H01L21/76898 , H01L25/50 , H01L27/14601 , H01L2225/06513 , H01L2225/06541 , H01L2924/0002 , H01L2924/00
摘要： Disclosed are a substrate level bonding method and a substrate level package formed thereby. The substrate level package includes a plurality of unit substrate sections, a base substrate, and a plurality of substrate adhesion sections. The unit substrate sections are separated from each other by holes. The base substrate is disposed to face the unit substrate sections. The substrate adhesion sections are interposed between the unit substrate sections and the base substrate to bond the unit substrate sections to the base substrate and which are formed of DFR material, whose at least one portion is uncured.
摘要翻译：公开了一种由此形成的衬底水平焊接方法和衬底层封装。基板级封装包括多个单元基板部分，基底基板和多个基板粘合部分。单元基板部分通过孔彼此分离。基底基板设置成面对单元基板部分。基板粘合部分插入在单元基板部分和基底基板之间，以将单元基板部分粘合到基底基板上，并且由至少一部分未固化的DFR材料形成。

2. 发明申请

US20100176857A1 APPARATUS FOR OUTPUTTING COMPLEMENTARY SIGNALS USING BOOTSTRAPPING TECHNOLOGY 有权
标题翻译：用于使用引导技术输出补码信号的装置
公开(公告)号：US20100176857A1
公开(公告)日：2010-07-15
申请号：US12367398
申请日：2009-02-06
申请人： BAI-SUN KONG , BYUNG-HWA JUNG , SUNG-CHAN KANG
发明人： BAI-SUN KONG , BYUNG-HWA JUNG , SUNG-CHAN KANG
IPC分类号： H03K7/08
CPC分类号： H03K19/01735
摘要： Disclosed herein is an apparatus for outputting complementary signals using bootstrapping technology. The apparatus for outputting complementary signals includes a precharaged logic block, one or more output nodes, and a bootstrapping circuit block. The precharged differential logic block generates a differential signal depending on an input signal. The one or more output nodes output the complementary signals depending on the differential signal. The bootstrapping circuit block is shared by the one or more output nodes, and amplifies the complementary signals.
摘要翻译：本文公开了一种使用自举技术输出互补信号的装置。用于输出互补信号的装置包括预先存储的逻辑块，一个或多个输出节点和自举电路块。预充电差分逻辑块根据输入信号产生差分信号。一个或多个输出节点根据差分信号输出互补信号。自举电路块由一个或多个输出节点共享，并放大互补信号。

3. 发明授权

US07724605B2 Clock-based data storage device, dual pulse generation device, and data storage device 有权
标题翻译：基于时钟的数据存储设备，双脉冲发生设备和数据存储设备
公开(公告)号：US07724605B2
公开(公告)日：2010-05-25
申请号：US12034556
申请日：2008-02-20
申请人： Bai Sun Kong , Sung Chan Kang , Byung Hwa Jung
发明人： Bai Sun Kong , Sung Chan Kang , Byung Hwa Jung
IPC分类号： G11C8/00
CPC分类号： G11C11/412 , H03K3/012 , H03K3/356121
摘要： Disclosed is a clock-based data storage device, which includes a dual pulse generating device and a data starge device having two dynamic nodes for prior chargement/dischargement. The clock-based data storage device includes a dual pulse generating unit which delays a clock signal and then outputs a first clock signal corresponding to inversion of a clock signal and a second clock signal corresponding to the clock signal by using the delayed clock signal when the clock signal shifts, a pull-up wait for outputting a pull-up output signal to an output port, based on the first clock signal outputted from the dual pulse generating unit and an input data signal which has beeb inputted, a pull-down unit for outputting a pull-down output signal to the output port, based on the second clock signal outputted from the dual pulse generating unit and the input data signal inputted which has been inputted, and a latch unit which is disposed between the pull-up and pull-down units, and the output port so as to store at least one output signal outputted from the pull-down unit as well as the pull-down unit.
摘要翻译：公开了一种基于时钟的数据存储装置，其包括双脉冲发生装置和具有两个动态节点用于事先充电/放电的数据扩充装置。基于时钟的数据存储装置包括双脉冲发生单元，其延迟时钟信号，然后通过使用延迟的时钟信号输出对应于时钟信号的反相的第一时钟信号和对应于时钟信号的第二时钟信号基于从双脉冲发生单元输出的第一时钟信号和输入信号输入的输入数据信号，下拉单元，时钟信号移位，上拉等待输出端口输出上拉输出信号; 用于基于从双脉冲发生单元输出的第二时钟信号和输入的输入数据信号向输出端口输出下拉输出信号;以及锁存单元，其设置在上拉和下拉下拉单元和输出端口，以便存储从下拉单元输出的至少一个输出信号以及下拉单元。

4. 发明授权

US07928792B2 Apparatus for outputting complementary signals using bootstrapping technology 有权
标题翻译：使用自举技术输出互补信号的装置
公开(公告)号：US07928792B2
公开(公告)日：2011-04-19
申请号：US12367398
申请日：2009-02-06
申请人： Bai-Sun Kong , Byung-Hwa Jung , Sung-Chan Kang
发明人： Bai-Sun Kong , Byung-Hwa Jung , Sung-Chan Kang
IPC分类号： H03L5/00
CPC分类号： H03K19/01735
摘要： Disclosed herein is an apparatus for outputting complementary signals using bootstrapping technology. The apparatus for outputting complementary signals includes a precharaged logic block, one or more output nodes, and a bootstrapping circuit block. The precharged differential logic block generates a differential signal depending on an input signal. The one or more output nodes output the complementary signals depending on the differential signal. The bootstrapping circuit block is shared by the one or more output nodes, and amplifies the complementary signals.
摘要翻译：本文公开了一种使用自举技术输出互补信号的装置。用于输出互补信号的装置包括预先存储的逻辑块，一个或多个输出节点和自举电路块。预充电差分逻辑块根据输入信号产生差分信号。一个或多个输出节点根据差分信号输出互补信号。自举电路块由一个或多个输出节点共享，并放大互补信号。

5. 发明申请

US20100167498A1 SUBSTRATE LEVEL BONDING METHOD AND SUBSTRATE LEVEL PACKAGE 有权
标题翻译：衬底水平焊接方法和衬底层封装
公开(公告)号：US20100167498A1
公开(公告)日：2010-07-01
申请号：US12646691
申请日：2009-12-23
申请人： Chul-Soo KIM , Kuk-Jin Chun , Sung-Chan Kang , Jong-Hyuk Kim , In-Sang Song , Duck-Hwan Kim , Jae-Shik Shin
发明人： Chul-Soo KIM , Kuk-Jin Chun , Sung-Chan Kang , Jong-Hyuk Kim , In-Sang Song , Duck-Hwan Kim , Jae-Shik Shin
IPC分类号： H01L21/50
CPC分类号： H01L23/10 , H01L21/50 , H01L21/76898 , H01L25/50 , H01L27/14601 , H01L2225/06513 , H01L2225/06541 , H01L2924/0002 , H01L2924/00
摘要： Disclosed are a substrate level bonding method and a substrate level package formed thereby. The substrate level package includes a plurality of unit substrate sections, a base substrate, and a plurality of substrate adhesion sections. The unit substrate sections are separated from each other by holes. The base substrate is disposed to face the unit substrate sections. The substrate adhesion sections are interposed between the unit substrate sections and the base substrate to bond the unit substrate sections to the base substrate and which are formed of DFR material, whose at least one portion is uncured.
摘要翻译：公开了一种由此形成的衬底水平焊接方法和衬底层封装。基板级封装包括多个单元基板部分，基底基板和多个基板粘合部分。单元基板部分通过孔彼此分离。基底基板设置成面对单元基板部分。基板粘合部分插入在单元基板部分和基底基板之间，以将单元基板部分粘合到基底基板上，并且由至少一部分未固化的DFR材料形成。

6. 发明申请

US20090185437A1 CLOCK-BASED DATA STORAGE DEVICE, DUAL PULSE GENERATION DEVICE, AND DATA STORAGE DEVICE 有权
标题翻译：基于时钟的数据存储设备，双脉冲发生器件和数据存储器件
公开(公告)号：US20090185437A1
公开(公告)日：2009-07-23
申请号：US12034556
申请日：2008-02-20
申请人： Bai Sun Kong , Sung Chan Kang , Byung Hwa Jung
发明人： Bai Sun Kong , Sung Chan Kang , Byung Hwa Jung
IPC分类号： G11C7/00 , G11C8/00 , H03K3/00
CPC分类号： G11C11/412 , H03K3/012 , H03K3/356121
摘要： Disclosed is a clock-based data storage device, which includes a dual pulse generating device and a data starge device having two dynamic nodes for prior chargement/dischargement. The clock-based data storage device includes a dual pulse generating unit which delays a clock signal and then outputs a first clock signal corresponding to inversion of a clock signal and a second clock signal corresponding to the clock signal by using the delayed clock signal when the clock signal shifts, a pull-up wait for outputting a pull-up output signal to an output port, based on the first clock signal outputted from the dual pulse generating unit and an input data signal which has beeb inputted, a pull-down unit for outputting a pull-down output signal to the output port, based on the second clock signal outputted from the dual pulse generating unit and the input data signal inputted which has been inputted, and a latch unit which is disposed between the pull-up and pull-down units, and the output port so as to store at least one output signal outputted f roars the pull-down unit as well as the pull-down unit.
摘要翻译：公开了一种基于时钟的数据存储装置，其包括双脉冲发生装置和具有两个动态节点用于事先充电/放电的数据扩充装置。基于时钟的数据存储装置包括双脉冲发生单元，其延迟时钟信号，然后通过使用延迟的时钟信号输出对应于时钟信号的反相的第一时钟信号和对应于时钟信号的第二时钟信号基于从双脉冲发生单元输出的第一时钟信号和输入了贝贝的输入数据信号，上拉等待输出端口的上拉输出信号的上拉等待时间信号移位，下拉单元用于基于从双脉冲发生单元输出的第二时钟信号和输入的输入数据信号向输出端口输出下拉输出信号;以及锁存单元，其设置在上拉和下拉下拉单元和输出端口，以便存储输出的至少一个输出信号和下拉单元以及下拉单元。

你已经成功收藏专利！

检索式保存成功!

IPRDB

热门服务

关于我们

友情链接

联系方式