发明申请
US20140055152A1 CIRCULAR TRANSMISSION LINE METHODS COMPATIBLE WITH COMBINATORIAL PROCESSING OF SEMICONDUCTORS
有权

基本信息:
- 专利标题: CIRCULAR TRANSMISSION LINE METHODS COMPATIBLE WITH COMBINATORIAL PROCESSING OF SEMICONDUCTORS
- 专利标题(中):圆形传输线方法与半导体的组合处理兼容
- 申请号:US13594292 申请日:2012-08-24
- 公开(公告)号:US20140055152A1 公开(公告)日:2014-02-27
- 发明人: Amol Joshi , Charlene Chen , John Foster , Zhendong Hong , Olov Karlsson , Bei Li , Dipankar Pramanik , Usha Raghuram , Mark Victor Raymond , Jingang Su , Bin Yang
- 申请人: Amol Joshi , Charlene Chen , John Foster , Zhendong Hong , Olov Karlsson , Bei Li , Dipankar Pramanik , Usha Raghuram , Mark Victor Raymond , Jingang Su , Bin Yang
- 申请人地址: US KY Grand Cayman US CA San Jose
- 专利权人: Globalfoundries, Inc.,Intermolecular, Inc.
- 当前专利权人: Globalfoundries, Inc.,Intermolecular, Inc.
- 当前专利权人地址: US KY Grand Cayman US CA San Jose
- 主分类号: G01R27/08
- IPC分类号: G01R27/08
摘要:
Methods and structures are described for determining contact resistivities and Schottky barrier heights for conductors deposited on semiconductor wafers that can be combined with combinatorial processing, allowing thereby numerous processing conditions and materials to be tested concurrently. Methods for using multi-ring as well as single-ring CTLM structures to cancel parasitic resistance are also described, as well as structures and processes for inline monitoring of properties.
摘要(中):
描述了用于确定沉积在可与组合处理组合的半导体晶片上的导体的接触电阻率和肖特基势垒高度的方法和结构,从而允许同时测试许多处理条件和材料。 还描述了使用多环以及单环CTLM结构来消除寄生电阻的方法,以及用于在线监测性质的结构和方法。
公开/授权文献:
IPC结构图谱:
G | 物理 |
--G01 | 测量;测试 |
----G01R | 测量电变量;测量磁变量(通过转换成电变量对任何种类的物理变量进行测量参见G01类名下的 |
------G01R27/00 | 测量电阻、电抗、阻抗或其派生特性的装置 |
--------G01R27/02 | .电阻、电抗、阻抗或其派生的其他两端特性,例如时间常数的实值或复值测量 |
----------G01R27/08 | ..通过测量电流和电压来测量电阻 |