发明申请
US20120310621A1 PROCESSOR, DATA PROCESSING METHOD THEREOF, AND MEMORY SYSTEM INCLUDING THE PROCESSOR
审中-公开

基本信息:
- 专利标题: PROCESSOR, DATA PROCESSING METHOD THEREOF, AND MEMORY SYSTEM INCLUDING THE PROCESSOR
- 专利标题(中):处理器,其数据处理方法,以及包括处理器的存储器系统
- 申请号:US13474942 申请日:2012-05-18
- 公开(公告)号:US20120310621A1 公开(公告)日:2012-12-06
- 发明人: SEH WOONG JEONG , Jae Sop Kong
- 申请人: SEH WOONG JEONG , Jae Sop Kong
- 优先权: KR10-2011-0051253 20110530
- 主分类号: G06F9/455
- IPC分类号: G06F9/455 ; G06F12/00
摘要:
A processor includes an emulator configured to receive an access command from a second memory controller, and a first memory controller configured to control an operation of a memory. The emulator is configured to determine whether the first memory controller is available to perform an operation corresponding to the access command, and transmit a wait signal to the second memory controller upon determining that the first memory controller is not available to perform the operation.
摘要(中):
处理器包括被配置为从第二存储器控制器接收访问命令的仿真器和被配置为控制存储器的操作的第一存储器控制器。 仿真器被配置为确定第一存储器控制器是否可用于执行与访问命令相对应的操作,并且在确定第一存储器控制器不可用于执行操作时将等待信号发送到第二存储器控制器。
IPC结构图谱:
G | 物理 |
--G06 | 计算;推算;计数 |
----G06F | 电数字数据处理 |
------G06F9/00 | 电数字数据处理的控制单元 |
--------G06F9/06 | .应用存入的程序的,即应用处理设备的内部存储来接收程序并保持程序的 |
----------G06F9/22 | ..微控制或微程序装置 |
------------G06F9/455 | ...仿真;软件模拟 |