发明申请
US20070155120A1 TRENCH ISOLATION STRUCTURE FOR A SEMICONDUCTOR DEVICE WITH REDUCED SIDEWALL STRESS AND A METHOD OF MANUFACTURING THE SAME
有权
![TRENCH ISOLATION STRUCTURE FOR A SEMICONDUCTOR DEVICE WITH REDUCED SIDEWALL STRESS AND A METHOD OF MANUFACTURING THE SAME](/abs-image/US/2007/07/05/US20070155120A1/abs.jpg.150x150.jpg)
基本信息:
- 专利标题: TRENCH ISOLATION STRUCTURE FOR A SEMICONDUCTOR DEVICE WITH REDUCED SIDEWALL STRESS AND A METHOD OF MANUFACTURING THE SAME
- 专利标题(中):具有减小的边界应力的半导体器件的TRENCH隔离结构及其制造方法
- 申请号:US11532967 申请日:2006-09-19
- 公开(公告)号:US20070155120A1 公开(公告)日:2007-07-05
- 发明人: Klaus Hempel , Stephan Kruegel , Ekkehard Pruefer
- 申请人: Klaus Hempel , Stephan Kruegel , Ekkehard Pruefer
- 优先权: DE102005063129.0 20051230
- 主分类号: H01L21/76
- IPC分类号: H01L21/76
摘要:
By forming a non-oxidizable liner in isolation trenches, the creation of compressive stress may be significantly reduced, wherein, in illustrative embodiments, silicon nitride may be used as liner material. For this purpose, the etch behavior of the silicon nitride may be efficiently modified on the basis of an appropriate surface treatment, thereby providing a high degree of material integrity during a subsequent etch process for removing non-modified portions of silicon nitride, which may also be used as an efficient CMP stop layer.
摘要(中):
通过在隔离沟槽中形成不可氧化的衬垫,可以显着降低压缩应力的产生,其中在示例性实施例中,氮化硅可用作衬垫材料。 为此,可以在适当的表面处理的基础上有效地修改氮化硅的蚀刻行为,从而在随后的蚀刻工艺期间提供高度的材料完整性,以去除氮化硅的未改性部分,其也可以 被用作有效的CMP停止层。
公开/授权文献:
IPC结构图谱:
H | 电学 |
--H01 | 基本电气元件 |
----H01L | 半导体器件;其他类目未包含的电固体器件 |
------H01L21/00 | 专门适用于制造或处理半导体或固体器件或其部件的方法或设备 |
--------H01L21/67 | .专门适用于在制造或处理过程中处理半导体或电固体器件的装置;专门适合于在半导体或电固体器件或部件的制造或处理过程中处理晶片的装置 |
----------H01L21/71 | ..限定在组H01L21/70中的器件的特殊部件的制造 |
------------H01L21/76 | ...组件间隔离区的制作 |