EP1358562B1 METHOD AND APPARATUS FOR CONTROLLING FLOW OF DATA BETWEEN DATA PROCESSING SYSTEMS VIA A MEMORY
有权

基本信息:
- 专利标题: METHOD AND APPARATUS FOR CONTROLLING FLOW OF DATA BETWEEN DATA PROCESSING SYSTEMS VIA A MEMORY
- 专利标题(中):方法和设备之间控制数据处理系统的数据流在记忆
- 申请号:EP01273594.0 申请日:2001-01-31
- 公开(公告)号:EP1358562B1 公开(公告)日:2011-11-16
- 发明人: BIRAN, Giora , SOSTHEIM, Tal
- 申请人: International Business Machines Corporation , IBM (Schweiz) AG
- 申请人地址: New Orchard Road Armonk, NY 10504 US
- 专利权人: International Business Machines Corporation,IBM (Schweiz) AG
- 当前专利权人: International Business Machines Corporation,IBM (Schweiz) AG
- 当前专利权人地址: New Orchard Road Armonk, NY 10504 US
- 代理机构: Williams, Julian David
- 国际公布: WO2002061592 20020808
- 主分类号: G06F13/40
- IPC分类号: G06F13/40
摘要:
Apparatus is described for controlling flow of data between first and second data processing systems via a memory. The apparatus comprises descriptor logic for generating a plurality of descriptors including a frame descriptor defining a data packet to be communicated between a location in the memory and the second data processing system, and a pointer descriptor identifying the location in the memory. The apparatus also comprises a descriptor table for storing the descriptors generated by the descriptor logic for access by the first and second data processing systems.
公开/授权文献:
IPC结构图谱:
G06F13/10 | 电数字数据处理的外围设备 |
--G06F13/40 | ..总线结构 |